欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN91C100FD-FD-SS 参数 Datasheet PDF下载

LAN91C100FD-FD-SS图片预览
型号: LAN91C100FD-FD-SS
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC]
分类和应用: 控制器以太网
文件页数/大小: 101 页 / 347 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第5页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第6页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第7页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第8页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第10页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第11页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第12页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第13页  
DESCRIPTION OF PIN FUNCTIONSOF PIN FUNCTIONSPIN FUNCTIONS
PQFP/TQFP
PIN NO.
NAME
SYMBOL
1
nLink Status nLNK
BUFFER
TYPE
IP
DESCRIPTION
Input. General purpose input port used to
convey LINK status (EPHSR bit 14).
Independent of port selection (MIISEL=X).
Output. Non volatile output pin. Driven by
inverse of FULLSTEP (CONFIG bit 10).
Independent of port selection (MII SEL=X).
Output. Non volatile output pin. Driven by
MII SELECT (CONFIG bit 15). High
indicates the MII port is selected, low
indicates the 10 Mbps ENDEC is selected.
Output. Non volatile output pin. Driven by
AUI SELECT (CONFIG bit 8). Independent
of port selection (MIISEL=X).
Output to MII PHY. Envelope to 100 Mbps
transmission. This pin stays low if MIISEL is
low.
Input from MII PHY. Envelope of packet
reception used for deferral and backoff
purposes. This pin is ignored when MIISEL
is low.
Input from MII PHY. Envelope of data valid
reception. Used for receive data framing.
This pin is ignored when MIISEL is low.
Input from MII PHY. Collision detection
input. This pin is ignored when MIISEL is
low.
Outputs. Transmit Data nibble to MII PHY.
Input. Transmit clock input from MII. Nibble
rate clock (25 MHz). This pin is ignored
when MIISEL is low.
Input. Receive clock input from MII PHY.
Nibble rate clock. This pin is ignored when
MIISEL is low.
Inputs. Received Data nibble from MII PHY.
These pins are ignored when MIISEL is low.
195
nFullstep
nFSTEP
O4
6
MII Select
MIISEL
O4
194
AUI Select
AUISEL
O4
30
Transmit
Enable 100
Mbps
Carrier 100
Mbps
TXEN100
O4
19
CRS100
IP
12
Receive
Data Valid
Collision
Detect 100
Mbps
Transmit
Data
Transmit
Clock
Receive
Clock
Receive
Data
RX_DV
ID
18
COL100
ID
25,26,
28,29
9
TXD0-TXD3
TX25
O4
IP
17
RX25
IP
20,21,
22,24
RXD0-
RXD3
I
9