欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37N769_07 参数 Datasheet PDF下载

FDC37N769_07图片预览
型号: FDC37N769_07
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V超级I / O控制器具有红外支持针对便携式应用 [3.3V Super I/O Controller with Infrared Support for Portable Applications]
分类和应用: 控制器便携式
文件页数/大小: 137 页 / 659 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37N769_07的Datasheet PDF文件第29页浏览型号FDC37N769_07的Datasheet PDF文件第30页浏览型号FDC37N769_07的Datasheet PDF文件第31页浏览型号FDC37N769_07的Datasheet PDF文件第32页浏览型号FDC37N769_07的Datasheet PDF文件第34页浏览型号FDC37N769_07的Datasheet PDF文件第35页浏览型号FDC37N769_07的Datasheet PDF文件第36页浏览型号FDC37N769_07的Datasheet PDF文件第37页  
Data Transfer Termination  
The FDC supports terminal count explicitly through the TC pin and implicitly through the underrun/overrun and end-of-  
track (EOT) functions. For full sector transfers, the EOT parameter can define the last sector to be transferred in a  
single or multi-sector transfer. If the last sector to be transferred is a partial sector, the host can stop transferring the  
data in mid-sector, and the FDC will continue to complete the sector as if a hardware TC was received. The only  
difference between these implicit functions and TC is that they return “abnormal termination” result status. Such  
status indications can be ignored if they were expected.  
Note that when the host is sending data to the FIFO of the FDC, the internal sector count will be complete when the  
FDC reads the last byte from its side of the FIFO. There may be a delay in the removal of the transfer request signal  
of up to the time taken for the FDC to read the last 16 bytes from the FIFO. The host must tolerate this delay.  
Result Phase  
The generation of FINT determines the beginning of the result phase. For each of the commands, a defined set of  
result bytes has to be read from the FDC before the result phase is complete. These bytes of data must be read out  
for another command to start.  
RQM and DIO must both equal “1” before the result bytes may be read. After all the result bytes have been read, the  
RQM and DIO bits switch to “1” and “0” respectively, and the CB bit is cleared, indicating that the FDC is ready to  
accept the next command.  
Command Set/Descriptions  
Commands can be written whenever the FDC is in the command phase. Each command has a unique set of needed  
parameters and status results. The FDC checks to see that the first byte is a valid command and, if valid, proceeds  
with the command. If it is invalid, an interrupt is issued. The user sends a Sense Interrupt Status command which  
returns an invalid command error. Refer to Table 35 for explanations of the various symbols used. Table 36 lists the  
required parameters and the results associated with each command that the FDC is capable of performing.  
SMSC DS – FDC37N769  
Page 33 of 137  
Rev. 02-16-07  
DATASHEET  
 复制成功!