欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37C669_07 参数 Datasheet PDF下载

FDC37C669_07图片预览
型号: FDC37C669_07
PDF下载: 下载PDF文件 查看货源
内容描述: 98/99 PC兼容的超级I / O软盘控制器,红外支持 [PC 98/99 Compliant Super I/O Floppy Disk Controller with Infrared Support]
分类和应用: 控制器PC
文件页数/大小: 164 页 / 575 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37C669_07的Datasheet PDF文件第69页浏览型号FDC37C669_07的Datasheet PDF文件第70页浏览型号FDC37C669_07的Datasheet PDF文件第71页浏览型号FDC37C669_07的Datasheet PDF文件第72页浏览型号FDC37C669_07的Datasheet PDF文件第74页浏览型号FDC37C669_07的Datasheet PDF文件第75页浏览型号FDC37C669_07的Datasheet PDF文件第76页浏览型号FDC37C669_07的Datasheet PDF文件第77页  
SERIAL PORT (UART)  
The FDC37C669 incorporates two full function  
UARTs. They are compatible with the  
NS16450, the 16450 ACE registers and the  
NS16550A. The UARTs perform serial-to-  
parallel conversion on received characters and  
disabling, power down and changing the base  
address of the UARTs. The interrupt from a  
UART is enabled by programming OUT2 of that  
UART to a logic "1". OUT2 being a logic "0"  
disables that UART's interrupt.  
parallel-to-serial  
conversion  
on  
transmit  
characters. The data rates are independently  
programmable from 115.2K baud down to 50  
baud. The character options are programmable  
for 1 start; 1, 1.5 or 2 stop bits; even, odd, sticky  
or no parity; and prioritized interrupts. The  
UARTs each contain a programmable baud rate  
generator that is capable of dividing the input  
clock or crystal by a number from 1 to 65535.  
The UARTs are also capable of supporting the  
MIDI data rate. Refer to the FDC37C669  
REGISTER DESCRIPTION  
Addressing of the accessible registers of the  
Serial Port is shown below.  
The base  
addresses of the serial ports are defined by the  
configuration registers (see Configuration  
section). The Serial Port registers are located at  
sequentially increasing addresses above these  
base addresses. The FDC37C669 contains two  
serial ports, each of which contain a register set  
as described below.  
Configuration Registers  
for information on  
Table 31 - Addressing the Serial Port  
DLAB*  
A2  
0
0
0
0
0
0
1
1
1
1
0
0
A1  
0
0
0
1
1
1
0
0
1
1
0
0
A0  
0
0
1
0
0
1
0
1
0
1
0
1
REGISTER NAME  
Receive Buffer (read)  
0
0
Transmit Buffer (write)  
0
Interrupt Enable (read/write)  
Interrupt Identification (read)  
FIFO Control (write)  
X
X
X
X
X
X
X
1
Line Control (read/write)  
Modem Control (read/write)  
Line Status (read/write)  
Modem Status (read/write)  
Scratchpad (read/write)  
Divisor LSB (read/write)  
Divisor MSB (read/write)  
1
*NOTE: DLAB is Bit 7 of the Line Control Register  
73  
 复制成功!