欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B78X_07 参数 Datasheet PDF下载

FDC37B78X_07图片预览
型号: FDC37B78X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 超级I / O控制器,支持ACPI ,实时时钟和消费性红外端口 [Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR]
分类和应用: 控制器时钟
文件页数/大小: 249 页 / 865 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B78X_07的Datasheet PDF文件第82页浏览型号FDC37B78X_07的Datasheet PDF文件第83页浏览型号FDC37B78X_07的Datasheet PDF文件第84页浏览型号FDC37B78X_07的Datasheet PDF文件第85页浏览型号FDC37B78X_07的Datasheet PDF文件第87页浏览型号FDC37B78X_07的Datasheet PDF文件第88页浏览型号FDC37B78X_07的Datasheet PDF文件第89页浏览型号FDC37B78X_07的Datasheet PDF文件第90页  
low pulse for the duration of a signal that  
produces 3 edges in a 200msec time period i.e.,  
detects a pulse train of frequency 15Hz or higher.  
<PM1_BLK>+14h). 1=Enable ring indication  
on nRING pin as SMI function. 0=Disable.  
Note: the PME status bit for RING is used as  
the SMI status bit for RING (see PME Status  
Register).  
This filter circuit runs off of the 32 Khz clock. This  
circuit is powered by the VTR power supply.  
When this circuit is disabled, it will draw no  
current.  
3. A status and enable bit is in the PME status  
and enable registers as follows:  
RING Status bit - R/W: RING_STS, Bit 5 of  
PME Status Register 1 (System I/O Space,  
at <PM1_BLK>+Ch); latched, cleared by  
writing a “1” to this bit. 1= Ring indicator  
input occurred on the nRING pin and, if  
enabled, caused the nPME/SCI or SMI. 0=  
nRING input did not occur.  
The nRING function is part of the soft power  
management block as an additional wakeup  
event, and the SMI and PME interface logic.  
1. A status and enable bit is in the soft power  
status and enable registers as follows:  
RING Status bit - R/W: RING_STS, Bit 3 of  
Soft Power Status Register (Logical  
RING Enable bit - R/W: RING_EN, Bit 5 of  
PME Enable Register 1 (System I/O Space,  
2
Device 8, 0xB3); latched, cleared on read.  
1= Ring indicator input occurred on the  
nRING pin and, if enabled, caused the  
wakeup (activated nPowerOn). 0= nRING  
input did not occur.  
at <PM1_BLK>+Eh).  
1=Enable ring  
indication on nRING pin as PME wakeup  
function. 0=Disable.  
Refer to Logical Device 8, 0xC6 for programming  
information  
RING Enable bit - R/W: RING_EN, Bit 3 of  
Soft Power Enable Register 2 (Logical  
Device 8, 0xB1). 1=Enable ring indication  
on nRING pin as wakeup function to activate  
nPowerOn. 0=Disable.  
The ring wakeup filter will produce an active low  
pulse for the period of time that nRING, nRI1  
and/or nRI2 is toggling. See figure below.  
2. An enable bit is in the SMI Enable Register 1  
as follows:  
RING Enable bit - R/W: RING_EN, Bit 0 of  
SMI Register 1 (System I/O Space, at  
RING WAKEUP FILTER OUTPUT  
n R I N G  
R i n g  
W a k e u p F i l t e r O u t p u t  
87  
 复制成功!