欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第65页浏览型号FDC37B72X_07的Datasheet PDF文件第66页浏览型号FDC37B72X_07的Datasheet PDF文件第67页浏览型号FDC37B72X_07的Datasheet PDF文件第68页浏览型号FDC37B72X_07的Datasheet PDF文件第70页浏览型号FDC37B72X_07的Datasheet PDF文件第71页浏览型号FDC37B72X_07的Datasheet PDF文件第72页浏览型号FDC37B72X_07的Datasheet PDF文件第73页  
SERIAL PORT (UART)  
The chip incorporates two full function UARTs.  
"1". OUT2 being a logic "0" disables that UART's  
interrupt. The second UART also supports IrDA  
1.0, HP-SIR and ASK-IR infrared modes of  
operation.  
They are compatible with the NS16450, the 16450  
ACE registers and the NS16C550A. The UARTS  
perform serial-to-parallel conversion on received  
characters and parallel-to-serial conversion on  
transmit characters.  
The data rates are  
Note: The UARTs may be configured to share an  
interrupt. Refer to the Configuration section for  
more information.  
independently programmable from 460.8K baud  
down to 50 baud. The character options are  
programmable for 1 start; 1, 1.5 or 2 stop bits;  
even, odd, sticky or no parity; and prioritized  
REGISTER DESCRIPTION  
interrupts. The UARTs each contain  
a
programmable baud rate generator that is capable  
of dividing the input clock or crystal by a number  
from 1 to 65535. The UARTs are also capable of  
supporting the MIDI data rate. Refer to the  
Configuration Registers for information on  
disabling, power down and changing the base  
address of the UARTs. The interrupt from a  
UART is enabled by programming OUT2 of that  
Addressing of the accessible registers of the Serial  
Port is shown below. The configuration registers  
(see Configuration section) define the base  
addresses of the serial ports. The Serial Port  
registers are located at sequentially increasing  
addresses above these base addresses. The chip  
contains two serial ports, each of which contain a  
register set as described below.  
UART  
to  
a
logic  
TABLE 32 - ADDRESSING THE SERIAL PORT  
DLAB*  
A2  
0
0
0
0
0
0
1
1
1
1
0
0
A1  
0
0
0
1
1
1
0
0
1
1
0
0
A0  
0
0
1
0
0
1
0
1
0
1
0
1
REGISTER NAME  
Receive Buffer (read)  
0
0
Transmit Buffer (write)  
0
Interrupt Enable (read/write)  
Interrupt Identification (read)  
FIFO Control (write)  
X
X
X
X
X
X
X
1
Line Control (read/write)  
Modem Control (read/write)  
Line Status (read/write)  
Modem Status (read/write)  
Scratchpad (read/write)  
Divisor LSB (read/write)  
Divisor MSB (read/write  
1
*Note: DLAB is Bit 7 of the Line Control Register  
The following section describes the operation of the registers.  
69  
 复制成功!