欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第64页浏览型号FDC37B72X_07的Datasheet PDF文件第65页浏览型号FDC37B72X_07的Datasheet PDF文件第66页浏览型号FDC37B72X_07的Datasheet PDF文件第67页浏览型号FDC37B72X_07的Datasheet PDF文件第69页浏览型号FDC37B72X_07的Datasheet PDF文件第70页浏览型号FDC37B72X_07的Datasheet PDF文件第71页浏览型号FDC37B72X_07的Datasheet PDF文件第72页  
accommodate the LOCK command and the  
enhanced PERPENDICULAR MODE command  
the eighth byte of the DUMPREG command has  
been modified to contain the additional data from  
these two commands.  
LOCK  
In order to protect systems with long DMA  
latencies against older application software that  
can disable the FIFO the LOCK Command has  
been added. This command should only be used  
by the FDC routines, and application software  
should refrain from using it. If an application calls  
for the FIFO to be disabled then the CONFIGURE  
command should be used.  
COMPATIBILITY  
This chip was designed with software  
compatibility in mind. It is a fully backwards-  
compatible solution with the older generation  
765A/B disk controllers. The FDC also  
implements on-board registers for compatibility  
with the PS/2, as well as PC/AT and PC/XT,  
The LOCK command defines whether the EFIFO,  
FIFOTHR, and PRETRK parameters of the  
CONFIGURE command can be RESET by the  
DOR and DSR registers. When the LOCK bit is  
set to logic "1" all subsequent "software RESETS  
by the DOR and DSR registers will not change the  
previously set parameters to their default values.  
All "hardware" RESET from the RESET pin will set  
the LOCK bit to logic "0" and return the EFIFO,  
FIFOTHR, and PRETRK to their default values. A  
status byte is returned immediately after issuing a  
LOCK command. This byte reflects the value of  
the LOCK bit set by the command byte.  
floppy disk controller subsystems. After  
a
hardware reset of the FDC, all registers,  
functions and enhancements default to a PC/AT,  
PS/2 or PS/2 Model 30 compatible operating  
mode, depending on how the IDENT and MFM  
bits are configured by the system BIOS.  
FORCE WRITE PROTECT  
The Force Write Protect function forces the FDD  
nWRTPRT input active if the FORCE WRTPRT  
bit is active. The Force Write Protect function  
applies to the nWRTPRT pin in the FDD  
Interface as well as the nWRTPRT pin in the  
ENHANCED DUMPREG  
The DUMPREG command is designed to support  
system run-time diagnostics and application  
Parallel Port FDC.  
Register L8CR_C5 for more information.  
Refer to Configuration  
software  
development  
and  
debug.  
To  
68  
 复制成功!