欢迎访问ic37.com |
会员登录 免费注册
发布采购

SII3114CTU 参数 Datasheet PDF下载

SII3114CTU图片预览
型号: SII3114CTU
PDF下载: 下载PDF文件 查看货源
内容描述: PCI串行ATA控制器 [PCI to Serial ATA Controller]
分类和应用: 外围集成电路控制器PC时钟
文件页数/大小: 127 页 / 559 K
品牌: SILICONIMAGE [ Silicon image ]
 浏览型号SII3114CTU的Datasheet PDF文件第86页浏览型号SII3114CTU的Datasheet PDF文件第87页浏览型号SII3114CTU的Datasheet PDF文件第88页浏览型号SII3114CTU的Datasheet PDF文件第89页浏览型号SII3114CTU的Datasheet PDF文件第91页浏览型号SII3114CTU的Datasheet PDF文件第92页浏览型号SII3114CTU的Datasheet PDF文件第93页浏览型号SII3114CTU的Datasheet PDF文件第94页  
SiI3114 PCI to Serial ATA Controller  
Data Sheet  
Silicon Image, Inc.  
Second PCI Bus Master Registers Usage  
In order to provide backward compatibility with existing drivers, the Physical Region Descriptor (PRD) tables used  
by the SiI3114 controller when performing DMA transfers suffer the following limitations; a PRD table entry cannot  
represent a memory area greater than 64k, nor can a PRD table entry represent a memory area that spans a 64k  
address boundary. Whenever DMA is initiated via the PCI Bus Master – Channel x registers, the foregoing  
limitations are enforced by the SiI3114 controller.  
A feature known as Large Block Transfer in the SiI3114 controller allows drivers to get around the 64k size and  
address limits of PRD table entries expected by existing drivers. Large Block Transfer simplifies the creation of  
PRD tables by reducing the number of table entries that need to be created and eliminating the need to make  
sure a memory region does not cross a 64k boundary. Large Block Transfer mode is enabled whenever DMA is  
initiated by writing to the PCI Bus Master 2 – Channel x registers (base address 5, offset 10H, 18H, 210H, or 218H).  
When performing DMA in Large Block Transfer mode, the SiI3114 controller interprets the fields of a PRD table  
entry differently. In all other respects, DMA interrupt generation, DMA status bit interpretation, etc., Large Block  
Transfer mode behaves identically to a non-Large Block Transfer mode DMA operation. Table 27 describes the  
format of a PRD table entry.  
Table 27. Physical Region Descriptor (PRD) Format  
Bits  
Function  
31:0  
32-bit starting address of the memory region.  
47:32 When not operating in Large Block Transfer mode, this field specifies the size of the memory region. If the  
size of the memory region is greater than 64k, or crosses a 64k address boundary, then two or more PRD  
table entries will need to be created to describe it.  
If operating in Large Block Transfer mode, this field contains the least significant 16-bits of the size of the  
memory region.  
62:48 If not operating in Large Block Transfer mode, this field is unused.  
If operating in Large Block Transfer mode, this field contains the most significant 15-bits of the size of the  
memory region.  
63  
When set, this bit indicates that this is the last entry in the PRD table.  
SiI-DS-0103-D  
82  
© 2007 Silicon Image, Inc.  
 复制成功!