欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第348页浏览型号SI1002-C-GM的Datasheet PDF文件第349页浏览型号SI1002-C-GM的Datasheet PDF文件第350页浏览型号SI1002-C-GM的Datasheet PDF文件第351页浏览型号SI1002-C-GM的Datasheet PDF文件第353页浏览型号SI1002-C-GM的Datasheet PDF文件第354页浏览型号SI1002-C-GM的Datasheet PDF文件第355页浏览型号SI1002-C-GM的Datasheet PDF文件第356页  
Si1000/1/2/3/4/5  
28. Programmable Counter Array  
The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU  
intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer  
and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line  
(CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a  
programmable timebase that can select between seven sources: system clock, system clock divided by  
four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflows, or  
an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate  
independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Fre-  
quency Output,  
8 to 11-Bit PWM, or 16-Bit PWM (each mode is described in Section  
“28.3. Capture/Compare Modules” on page 355). The external oscillator clock option is ideal for real-time  
clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the inter-  
nal oscillator drives the system clock. The PCA is configured and controlled through the system controller's  
Special Function Registers. The PCA block diagram is shown in Figure 28.1  
Important Note: The PCA Module 5 may be used as a watchdog timer (WDT), and is enabled in this mode  
following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled.  
See Section 28.4 for details.  
SYSCLK/12  
SYSCLK/4  
Timer 0 Overflow  
PCA  
16-Bit Counter/Timer  
CLOCK  
MUX  
ECI  
SYSCLK  
External Clock/8  
Capture/Compare  
Module 0  
Capture/Compare  
Module 1  
Capture/Compare  
Module 2  
Capture/Compare  
Module 3  
Capture/Compare  
Module 4  
Capture/Compare  
Module 5 / WDT  
Crossbar  
Port I/O  
Figure 28.1. PCA Block Diagram  
352  
Rev. 1.0