欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第287页浏览型号SI1002-C-GM的Datasheet PDF文件第288页浏览型号SI1002-C-GM的Datasheet PDF文件第289页浏览型号SI1002-C-GM的Datasheet PDF文件第290页浏览型号SI1002-C-GM的Datasheet PDF文件第292页浏览型号SI1002-C-GM的Datasheet PDF文件第293页浏览型号SI1002-C-GM的Datasheet PDF文件第294页浏览型号SI1002-C-GM的Datasheet PDF文件第295页  
Si1000/1/2/3/4/5  
Table 24.1. SMBus Clock Source Selection  
SMBCS1 SMBCS0 SMBus Clock Source  
0
0
1
1
0
1
0
1
Timer 0 Overflow  
Timer 1 Overflow  
Timer 2 High Byte Overflow  
Timer 2 Low Byte Overflow  
The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or  
when the Free Timeout detection is enabled. When operating as a master, overflows from the selected  
source determine the absolute minimum SCL low and high times as defined in Equation 24.1. Note that the  
selected clock source may be shared by other peripherals so long as the timer is left running at all times.  
For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer  
configuration is covered in Section “27. Timers” on page 330.  
1
THighMin = TLowMin = ---------------------------------------------  
fClockSourceOverflow  
Equation 24.1. Minimum SCL High and Low Times  
The selected clock source should be configured to establish the minimum SCL High and Low times as per  
Equation 24.1. When the interface is operating as a master (and SCL is not driven or extended by any  
other devices on the bus), the typical SMBus bit rate is approximated by Equation 24.2.  
fClockSourceOverflow  
BitRate = ---------------------------------------------  
3
Equation 24.2. Typical SMBus Bit Rate  
Figure 24.4 shows the typical SCL generation described by Equation 24.2. Notice that T  
is typically  
HIGH  
twice as large as T  
. The actual SCL output may vary due to other devices on the bus (SCL may be  
LOW  
extended low by slower slave devices, or driven low by contending master devices). The bit rate when  
operating as a master will never exceed the limits defined by equation Equation 24.1.  
Timer Source  
Overflows  
SCL  
TLow  
THigh  
SCL High Timeout  
Figure 24.4. Typical SMBus SCL Generation  
Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA  
setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high.  
The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable  
after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times  
meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 24.2 shows the min-  
Rev. 1.0  
291