欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第227页浏览型号SI1002-C-GM的Datasheet PDF文件第228页浏览型号SI1002-C-GM的Datasheet PDF文件第229页浏览型号SI1002-C-GM的Datasheet PDF文件第230页浏览型号SI1002-C-GM的Datasheet PDF文件第232页浏览型号SI1002-C-GM的Datasheet PDF文件第233页浏览型号SI1002-C-GM的Datasheet PDF文件第234页浏览型号SI1002-C-GM的Datasheet PDF文件第235页  
Si1000/1/2/3/4/5  
The SPI interface contains a burst read/write mode which allows for reading/writing sequential registers  
without having to re-send the SPI address. When the NSS bit is held low while continuing to send SCK  
pulses, the SPI interface will automatically increment the ADDR and read from/write to the next address.  
An example burst write transaction is illustrated in Figure 22.4 and a burst read in Figure 22.5. As long as  
NSS is held low, input data will be latched into the transceiver every eight SCK cycles.  
First Bit  
Last Bit  
RW  
=1  
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0  
=X =X =X =X =X =X =X =X =X =X =X =X =X =X =X =X  
MOSI  
A6 A5 A4 A3 A2 A1 A0  
SCL  
NSS  
Figure 22.4. SPI Timing—Burst Write Mode  
First Bit  
Last Bit  
RW  
=0  
D7 D6 D5 D4 D3 D2 D1 D0  
=X =X =X =X =X =X =X =X  
A6 A5 A4 A3 A2 A1 A0  
MOSI  
SCL  
First Bit  
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0  
S
MISO  
NSS  
Figure 22.5. SPI Timing—Burst Read Mode  
Rev. 1.0  
231