欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1005 参数 Datasheet PDF下载

SI1005图片预览
型号: SI1005
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1005的Datasheet PDF文件第71页浏览型号SI1005的Datasheet PDF文件第72页浏览型号SI1005的Datasheet PDF文件第73页浏览型号SI1005的Datasheet PDF文件第74页浏览型号SI1005的Datasheet PDF文件第76页浏览型号SI1005的Datasheet PDF文件第77页浏览型号SI1005的Datasheet PDF文件第78页浏览型号SI1005的Datasheet PDF文件第79页  
Si1000/1/2/3/4/5  
Input Voltage  
Right-Justified ADC0H:ADC0L  
(AD0SJST = 000)  
Left-Justified ADC0H:ADC0L  
(AD0SJST = 100)  
VREF x 1023/1024  
VREF x 512/1024  
VREF x 256/1024  
0
0x03FF  
0x0200  
0x0100  
0x0000  
0xFFC0  
0x8000  
0x4000  
0x0000  
When the repeat count is greater than 1, the output conversion code represents the accumulated result of  
the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8,  
16, 32, or 64 consecutive samples can be accumulated and represented in unsigned integer format. The  
repeat count can be selected using the AD0RPT bits in the ADC0AC register. When a repeat count higher  
than 1, the ADC output must be right-justified (AD0SJST = 0xx); unused bits in the ADC0H and ADC0L  
registers are set to 0. The example below shows the right-justified result for various input voltages and  
n
repeat counts. Notice that accumulating 2 samples is equivalent to left-shifting by n bit positions when all  
samples returned from the ADC have the same value.  
Input Voltage  
Repeat Count = 4  
Repeat Count = 16  
Repeat Count = 64  
V
V
V
0
x 1023/1024 0x0FFC  
0x3FF0  
0x2000  
0x1FF0  
0x0000  
0xFFC0  
0x8000  
0x7FC0  
0x0000  
REF  
REF  
REF  
x 512/1024  
x 511/1024  
0x0800  
0x07FC  
0x0000  
The AD0SJST bits can be used to format the contents of the 16-bit accumulator. The accumulated result  
can be shifted right by 1, 2, or 3 bit positions. Based on the principles of oversampling and averaging, the  
effective ADC resolution increases by 1 bit each time the oversampling rate is increased by a factor of 4.  
The example below shows how to increase the effective ADC resolution by 1, 2, and 3 bits to obtain an  
effective ADC resolution of 11-bit, 12-bit, or 13-bit respectively without CPU intervention.  
Input Voltage  
Repeat Count = 4  
Shift Right = 1  
11-Bit Result  
Repeat Count = 16  
Shift Right = 2  
12-Bit Result  
Repeat Count = 64  
Shift Right = 3  
13-Bit Result  
V
V
V
0
x 1023/1024 0x07F7  
0x0FFC  
0x0800  
0x04FC  
0x0000  
0x1FF8  
0x1000  
0x0FF8  
0x0000  
REF  
REF  
REF  
x 512/1024  
x 511/1024  
0x0400  
0x03FE  
0x0000  
Rev. 1.0  
75  
 复制成功!