欢迎访问ic37.com |
会员登录 免费注册
发布采购

EFM32G200F16G-E-QFN32R 参数 Datasheet PDF下载

EFM32G200F16G-E-QFN32R图片预览
型号: EFM32G200F16G-E-QFN32R
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller,]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 205 页 / 3175 K
品牌: SILICON [ SILICON ]
 浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第73页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第74页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第75页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第76页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第78页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第79页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第80页浏览型号EFM32G200F16G-E-QFN32R的Datasheet PDF文件第81页  
EFM32G Data Sheet  
Electrical Characteristics  
4.15 I2C  
Table 4.19. I2C Standard-mode (Sm)  
Parameter  
Symbol  
Min  
Typ  
Max  
Unit  
1001  
SCL clock frequency  
fSCL  
0
kHz  
SCL clock low time  
tLOW  
4.7  
4.0  
250  
8
µs  
µs  
ns  
ns  
µs  
µs  
µs  
µs  
SCL clock high time  
tHIGH  
SDA set-up time  
tSU,DAT  
tHD,DAT  
tSU,STA  
tHD,STA  
tSU,STO  
tBUF  
34502,3  
SDA hold time  
Repeated START condition set-up time  
(Repeated) START condition hold time  
STOP condition set-up time  
4.7  
4.0  
4.0  
4.7  
Bus free time between a STOP and a START  
condition  
Note:  
1. For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32G Reference Manual.  
2. The maximum SDA hold time (tHD,DAT) needs to be met only when the device does not stretch the low time of SCL (tLOW).  
3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((3450*10-9 [s] * fHFPERCLK [Hz]) - 4).  
Table 4.20. I2C Fast-mode (Fm)  
Parameter  
Symbol  
Min  
Typ  
Max  
Unit  
4001  
SCL clock frequency  
fSCL  
0
kHz  
SCL clock low time  
tLOW  
1.3  
0.6  
100  
8
µs  
µs  
ns  
ns  
µs  
µs  
µs  
µs  
SCL clock high time  
tHIGH  
SDA set-up time  
tSU,DAT  
tHD,DAT  
tSU,STA  
tHD,STA  
tSU,STO  
tBUF  
9002,3  
SDA hold time  
Repeated START condition set-up time  
(Repeated) START condition hold time  
STOP condition set-up time  
0.6  
0.6  
0.6  
1.3  
Bus free time between a STOP and a START  
condition  
Note:  
1. For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32G Reference Manual.  
2. The maximum SDA hold time (tHD,DAT) needs to be met only when the device does not stretch the low time of SCL (tLOW).  
3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((900*10-9 [s] * fHFPERCLK [Hz]) - 4).  
silabs.com | Building a more connected world.  
Rev. 2.10 | 77  
 
 
 
 复制成功!