欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F339 参数 Datasheet PDF下载

C8051F339图片预览
型号: C8051F339
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F339的Datasheet PDF文件第62页浏览型号C8051F339的Datasheet PDF文件第63页浏览型号C8051F339的Datasheet PDF文件第64页浏览型号C8051F339的Datasheet PDF文件第65页浏览型号C8051F339的Datasheet PDF文件第67页浏览型号C8051F339的Datasheet PDF文件第68页浏览型号C8051F339的Datasheet PDF文件第69页浏览型号C8051F339的Datasheet PDF文件第70页  
C8051F336/7/8/9  
The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin.  
When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system  
clock; the asynchronous output is available even in STOP mode (with no system clock active). When dis-  
abled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state,  
and the power supply to the comparator is turned off. See Section “20.3. Priority Crossbar Decoder” on  
page 131 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be  
externally driven from –0.25 V to (V ) + 0.25 V without damage or upset. The complete Comparator elec-  
DD  
trical specifications are given in Table 6.12.  
The Comparator response time may be configured in software via the CPT0MD register (see SFR Defini-  
tion 11.2). Selecting a longer response time reduces the Comparator supply current.  
CP0+  
VIN+  
VIN-  
+
CP0  
_
OUT  
CP0-  
CIRCUIT CONFIGURATION  
Positive Hysteresis Voltage  
(Programmed with CP0HYP Bits)  
VIN-  
Negative Hysteresis Voltage  
(Programmed by CP0HYN Bits)  
INPUTS  
VIN+  
VOH  
OUTPUT  
VOL  
Negative Hysteresis  
Disabled  
Maximum  
Negative Hysteresis  
Positive Hysteresis  
Disabled  
Maximum  
Positive Hysteresis  
Figure 11.2. Comparator Hysteresis Plot  
The Comparator hysteresis is software-programmable via its Comparator Control register CPT0CN. The  
user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and  
negative-going symmetry of this hysteresis around the threshold voltage.  
The Comparator hysteresis is programmed using Bits30 in the Comparator Control Register CPT0CN  
(shown in SFR Definition 11.1). The amount of negative hysteresis voltage is determined by the settings of  
the CP0HYN bits. As shown in Figure 11.2, settings of 20, 10 or 5 mV of negative hysteresis can be pro-  
grammed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is  
determined by the setting the CP0HYP bits.  
Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Inter-  
rupt enable and priority control, see Section “15.1. MCU Interrupt Sources and Vectors” on page 90). The  
CP0FIF flag is set to logic 1 upon a Comparator falling-edge occurrence, and the CP0RIF flag is set to  
66  
Rev. 0.2