欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F339 参数 Datasheet PDF下载

C8051F339图片预览
型号: C8051F339
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F339的Datasheet PDF文件第55页浏览型号C8051F339的Datasheet PDF文件第56页浏览型号C8051F339的Datasheet PDF文件第57页浏览型号C8051F339的Datasheet PDF文件第58页浏览型号C8051F339的Datasheet PDF文件第60页浏览型号C8051F339的Datasheet PDF文件第61页浏览型号C8051F339的Datasheet PDF文件第62页浏览型号C8051F339的Datasheet PDF文件第63页  
C8051F336/7/8/9  
9. 10-Bit Current Mode DAC (IDA0, C8051F336/8 only)  
The C8051F336/8 device includes a 10-bit current-mode Digital-to-Analog Converter (IDAC). The maxi-  
mum current output of the IDAC can be adjusted for three different current settings; 0.5 mA, 1 mA, and  
2 mA. The IDAC is enabled or disabled with the IDA0EN bit in the IDA0 Control Register (see SFR Defini-  
tion 9.1). When IDA0EN is set to ‘0’, the IDAC port pin (P0.1) behaves as a normal GPIO pin. When  
IDA0EN is set to ‘1’, the digital output drivers and weak pullup for the IDAC pin are automatically disabled,  
and the pin is connected to the IDAC output. An internal bandgap bias generator is used to generate a ref-  
erence current for the IDAC whenever it is enabled. When using the IDAC, bit 1 in the P0SKIP register  
should be set to ‘1’, to force the Crossbar to skip the IDAC pin.  
9.1. IDA0 Output Scheduling  
IDA0 features a flexible output update mechanism which allows for seamless full-scale changes and sup-  
ports jitter-free updates for waveform generation. Three update modes are provided, allowing IDAC output  
updates on a write to IDA0H, on a Timer overflow, or on an external pin edge.  
9.1.1. Update Output On-Demand  
In its default mode (IDA0CN.[6:4] = ‘111’) the IDA0 output is updated “on-demand” on a write to the high-  
byte of the IDA0 data register (IDA0H). It is important to note that writes to IDA0L are held in this mode,  
and have no effect on the IDA0 output until a write to IDA0H takes place. If writing a full 10-bit word to the  
IDAC data registers, the 10-bit data word is written to the low byte (IDA0L) and high byte (IDA0H) data reg-  
isters. Data is latched into IDA0 after a write to the IDA0H register, so the write sequence should be  
IDA0L followed by IDA0H if the full 10-bit resolution is required. The IDAC can be used in 8-bit mode by  
initializing IDA0L to the desired value (typically 0x00), and writing data to only IDA0H (see Section 9.2 for  
information on the format of the 10-bit IDAC data word within the 16-bit SFR space).  
IDA0EN  
IDA0CM2  
IDA0CM1  
IDA0CM0  
IDA0OMD1  
IDA0OMD0  
8
10  
IDA0  
IDA0  
2
Figure 9.1. IDA0 Functional Block Diagram  
Rev. 0.2  
59