欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F339 参数 Datasheet PDF下载

C8051F339图片预览
型号: C8051F339
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F339的Datasheet PDF文件第215页浏览型号C8051F339的Datasheet PDF文件第216页浏览型号C8051F339的Datasheet PDF文件第217页浏览型号C8051F339的Datasheet PDF文件第218页浏览型号C8051F339的Datasheet PDF文件第220页浏览型号C8051F339的Datasheet PDF文件第221页浏览型号C8051F339的Datasheet PDF文件第222页浏览型号C8051F339的Datasheet PDF文件第223页  
C8051F336/7/8/9  
25.3.5.2. 9/10/11-bit Pulse Width Modulator Mode  
The duty cycle of the PWM output signal in 9/10/11-bit PWM mode should be varied by writing to an “Auto-  
Reload” Register, which is dual-mapped into the PCA0CPHn and PCA0CPLn register locations. The data  
written to define the duty cycle should be right-justified in the registers. The auto-reload registers are  
accessed (read or written) when the bit ARSEL in PCA0PWM is set to ‘1’. The capture/compare registers  
are accessed when ARSEL is set to ‘0’.  
When the least-significant N bits of the PCA0 counter match the value in the associated module’s cap-  
ture/compare register (PCA0CPn), the output on CEXn is asserted high. When the counter overflows from  
the Nth bit, CEXn is asserted low (see Figure 1). Upon an overflow from the Nth bit, the COVF flag is set,  
and the value stored in the module’s auto-reload register is loaded into the capture/compare register. The  
value of N is determined by the CLSEL bits in register PCA0PWM.  
The 9, 10 or 11-bit PWM mode is selected by setting the ECOMn and PWMn bits in the PCA0CPMn regis-  
ter, and setting the CLSEL bits in register PCA0PWM to the desired cycle length (other than 8-bits). If the  
MATn bit is set to ‘1’, the CCFn flag for the module will be set each time a comparator match (rising edge)  
occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur  
every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) PCA clock cycles. The duty cycle for 9/10/11-Bit PWM  
Mode is given in Equation 25.2, where N is the number of bits in the PWM cycle.  
Important Note About PCA0CPHn and PCA0CPLn Registers: When writing a 16-bit value to the  
PCA0CPn registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn  
bit to ‘0’; writing to PCA0CPHn sets ECOMn to ‘1’.  
(2N PCA0CPn)  
-------------------------------------------  
Duty Cycle =  
2N  
Equation 25.3. 9, 10, and 11-Bit PWM Duty Cycle  
A 0% duty cycle may be generated by clearing the ECOMn bit to ‘0’.  
Write to  
0
PCA0CPLn  
R/W when  
ARSEL = 1  
ENB  
(Auto-Reload)  
PCA0CPH:Ln  
(right-justified)  
PCA0PWM  
Reset  
A C E  
C C  
L L  
S S  
E E  
L L  
1 0  
R O C  
S V O  
E F V  
L
Write to  
PCA0CPHn  
ENB  
1
PCA0CPMn  
x
P E C C M T P E  
W C A A A O W C  
M O P P T G M C  
1 M P N n n n F  
R/W when  
ARSEL = 0  
(Capture/Compare)  
Set “N” bits:  
01 = 9 bits  
10 = 10 bits  
11 = 11 bits  
PCA0CPH:Ln  
(right-justified)  
6 n n n  
n
n
0
0 0 x 0  
x
match  
SET  
CEXn  
Enable  
N-bit Comparator  
S
R
Q
Q
Crossbar  
Port I/O  
CLR  
PCA Timebase  
PCA0H:L  
Overflow of Nth Bit  
Figure 1. PCA 9, 10 and 11-Bit PWM Mode Diagram  
Rev. 0.2  
219