欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAB82525H-V21 参数 Datasheet PDF下载

SAB82525H-V21图片预览
型号: SAB82525H-V21
PDF下载: 下载PDF文件 查看货源
内容描述: 高层次的串行通信控制器扩展 [High-Level Serial Communication Controller Extended]
分类和应用: 通信控制器
文件页数/大小: 126 页 / 741 K
品牌: SIEMENS [ Siemens Semiconductor Group ]
 浏览型号SAB82525H-V21的Datasheet PDF文件第13页浏览型号SAB82525H-V21的Datasheet PDF文件第14页浏览型号SAB82525H-V21的Datasheet PDF文件第15页浏览型号SAB82525H-V21的Datasheet PDF文件第16页浏览型号SAB82525H-V21的Datasheet PDF文件第18页浏览型号SAB82525H-V21的Datasheet PDF文件第19页浏览型号SAB82525H-V21的Datasheet PDF文件第20页浏览型号SAB82525H-V21的Datasheet PDF文件第21页  
SAB 82525  
SAB 82526  
SAF 82525  
SAF 82526  
1.2 System Integration  
General Aspects  
Figure 2 gives a general overview of the system integration of HSCX.  
Memory  
CPU  
INT  
CS  
System Bus  
DRQTA,DRQRA,DACKA  
DRQTB,DRQRB,DACKB  
DMA  
Controller  
HSCX  
DATA  
Serial  
Serial  
Channel B Channel A  
ITS00947  
Figure 2  
General System Integration of HSCX  
The HSCX bus interface consists of an 8-bit bidirectional data bus (D0–D7), seven address  
line inputs (A0–A6), three control inputs (RD/DS, WR/R/W, CS), one interrupt request output  
(INT) and a 4-channel DMA interface (DRQTA, DRQRA, DACKA, DRQTB, DRQRB, DACKB).  
Mode input pins (strapping options) allow the bus interface to be configured for either Siemens/  
Intel or Motorola environment.  
Generally, there are two types of transfers occurring via the system bus:  
– command/status transfers, which are always controlled by the CPU. The CPU sets the  
operation mode (initialization), controls function sequences and gets status information by  
writing or reading the HSCX’s registers (via CS, WR or RD, and register address via A0-A6).  
– data transfers, which are effectively performed by DMA without CPU interaction using the  
HSCX’s DMA interface (DMA mode). Optionally, interrupt controlled data transfer can be  
done by the CPU (interrupt mode).  
Semiconductor Group  
17  
 复制成功!