欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAB82526N 参数 Datasheet PDF下载

SAB82526N图片预览
型号: SAB82526N
PDF下载: 下载PDF文件 查看货源
内容描述: 高层次的串行通信 [High-Level Serial Communication]
分类和应用: 外围集成电路数据传输通信时钟
文件页数/大小: 126 页 / 741 K
品牌: SIEMENS [ Siemens Semiconductor Group ]
 浏览型号SAB82526N的Datasheet PDF文件第39页浏览型号SAB82526N的Datasheet PDF文件第40页浏览型号SAB82526N的Datasheet PDF文件第41页浏览型号SAB82526N的Datasheet PDF文件第42页浏览型号SAB82526N的Datasheet PDF文件第44页浏览型号SAB82526N的Datasheet PDF文件第45页浏览型号SAB82526N的Datasheet PDF文件第46页浏览型号SAB82526N的Datasheet PDF文件第47页  
SAB
SAB
SAF
SAF
Table 4
Special Condition Interrupts
SPECIAL CONDITION INTERRUPTS
Layer 2-Specific *
Activated only if the "Auto" operating mode has been selected
via MODE register)
RSC
Receive Status Change
82525
82526
82525
82526
Activated after a status change of the opposite
stations receiver has been detected (Receiver
Ready/Receiver Not Ready) due to the
reception of a
– RR frame, if receiver was not ready, or
– RNR frame, if receiver was ready.
Activated if a protocol violation has been
detected due to the reception of
– an S-, or
I-frame
with incorrect N(R),
– an S-frame containing an I-field.
PCE
Protocol Error
Internal Timer
TIN
Timer Interrupt
(ISTA)
Activated if the internal timer and repeat
counter has been expired (see description of
TIMR register in
chapter 8).
External Pin
CSC
CTS Status Change
(EXIR)
* Only activated if enabled by setting the CIE
bit in the CCR2 register.
4.4 DMA Interface
The HSCX comprises a 4-channel DMA interface for fast and effective data transfers.
For both serial channels, a separate DMA Request Output for Transmit (DRQT) and receive
direction (DRQR) as well as a DMA Acknowledgement (DACK) input is provided.
The HSCX activates the DRQ line as long as data transfers are needed from/to the specific
FIFO (level triggered demand transfer mode of DMA controller).
It’s the responsibility of the DMA controller to perform the correct amount of bus cycles. Either
read cycles will be performed if the DMA transfer has been requested from the receiver, or write
cycles if DMA has been requested from the transmitter. If the DMA controller provides a DMA
acknowledge signal (input to the HSCX’s DACK pin), each bus cycle implicitly selects the top
of the specific FIFO and neither address (via A0-A6) nor chip select need to be supplied (I/O
to Memory transfers). If no DACK signal is supplied, normal read/write operations (providing
addresses) must be performed (memory to memory transfers).
The HSCX deactivates the DRQ line immediately after the last read/write cycle of the data
transfer has started.
Semiconductor Group
43