欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C70F2 参数 Datasheet PDF下载

S3C70F2图片预览
型号: S3C70F2
PDF下载: 下载PDF文件 查看货源
内容描述: 该S3C70F2 / C70F4单芯片CMOS微控制器是专为使用三星最新的4位CPU内核, SAM47高性能(三星安排 [The S3C70F2/C70F4 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange]
分类和应用: 微控制器
文件页数/大小: 38 页 / 271 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C70F2的Datasheet PDF文件第16页浏览型号S3C70F2的Datasheet PDF文件第17页浏览型号S3C70F2的Datasheet PDF文件第18页浏览型号S3C70F2的Datasheet PDF文件第19页浏览型号S3C70F2的Datasheet PDF文件第21页浏览型号S3C70F2的Datasheet PDF文件第22页浏览型号S3C70F2的Datasheet PDF文件第23页浏览型号S3C70F2的Datasheet PDF文件第24页  
ELECTRICAL DATA  
S3C70F2/C70F4/P70F4  
Table 14-6. A.C. Electrical Characteristics ( Concluded)  
°
°
(TA = – 40 C to + 85 C, VDD = 1.8 V to 5.5 V)  
Parameter  
Symbol  
Conditions  
Min  
Typ  
Max  
Units  
tKH, tKL VDD = 2.7 V to 5.5 V  
335  
ns  
SCK High, Low  
Width  
External SCK source  
tKCY/2 – 50  
1600  
Internal SCK source  
VDD = 1.8 V to 5.5 V  
External SCK source  
tKCY/2 – 150  
100  
Internal SCK source  
tSIK  
VDD = 2.7 V to 5.5 V  
SI Setup Time to  
ns  
ns  
ns  
SCK High  
External SCK source  
150  
150  
Internal SCK source  
VDD = 1.8 V to 5.5 V  
External SCK source  
500  
400  
Internal SCK source  
VDD = 2.7 V to 5.5 V  
External SCK source  
tKSI  
SI Hold Time to  
SCK High  
400  
600  
Internal SCK source  
VDD = 1.8 V to 5.5 V  
External SCK source  
500  
Internal SCK source  
VDD = 2.7 V to 5.5 V  
External SCK source  
(1)  
Output Delay for  
300  
tKSO  
SCK to SO  
250  
Internal SCK source  
VDD = 1.8 V to 5.5 V  
External SCK source  
1000  
1000  
Internal SCK source  
(2)  
tINTH  
tINTL  
,
Interrupt Input  
High, Low Width  
INT0  
ms  
ms  
INT1, KS0–KS2  
Input  
10  
10  
t
RSL  
RESET Input  
Low Width  
NOTES:  
1. R (1 Kohm) and C (100 pF) are the load resistance and load capacitance of the SO output line.  
2. Minimum value for INT0 is based on a clock of 2tCY or 128 / fx as assigned by the IMOD0 register setting.  
14-6  
 复制成功!