欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C6410X66-YB40 参数 Datasheet PDF下载

S3C6410X66-YB40图片预览
型号: S3C6410X66-YB40
PDF下载: 下载PDF文件 查看货源
内容描述: S3C6410X66 - YB40 ARM11 S3C6410XH - 66, S3C6410X是一个16位/ 32位RISC微处理器,其目的是提供一个具有成本效益,低功耗功能,为手机和一般应用的高性能应用处理器解决方案 [S3C6410X66-YB40 ARM11 S3C6410XH-66,The S3C6410X is a 16/32-bit RISC microprocessor, which is designed to provide a cost-effective, low-power capabilities, high performance Application Processor solution for mobile phones and general applications]
分类和应用: 微处理器手机
文件页数/大小: 17 页 / 1444 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C6410X66-YB40的Datasheet PDF文件第9页浏览型号S3C6410X66-YB40的Datasheet PDF文件第10页浏览型号S3C6410X66-YB40的Datasheet PDF文件第11页浏览型号S3C6410X66-YB40的Datasheet PDF文件第12页浏览型号S3C6410X66-YB40的Datasheet PDF文件第13页浏览型号S3C6410X66-YB40的Datasheet PDF文件第14页浏览型号S3C6410X66-YB40的Datasheet PDF文件第16页浏览型号S3C6410X66-YB40的Datasheet PDF文件第17页  
Email:Tech@fosvos.com  
HotTel:+86-21-58998693  
S3C6410X_UM_REV0.00  
S3C6410X66-YB40  
PRODUCT OVERVIEW  
1.1.16.4 Timer with PWM (Pulse Width Modulation)  
4-ch 32-bit Timer with PWM  
Programmable duty cycle, frequency, and polarity  
Dead-zone generation  
Support external clock source  
1.1.16.5 16-bit Watchdog Timer  
Interrupt request or system reset at time-out  
1.1.16.6 RTC (Real Time Clock)  
Full clock features: msec, sec, min, hour, day, week, month, year  
32.768kHz operation  
Alarm interrupts  
Time-tick interrupts  
1.1.17 SECURITY SUB-SYSTEM  
AES accelerator : ECB, CBC, CTR mode support  
DES/3DES accelerator : ECB, CBC mode support  
SHA-1 Hash engine  
H/W HMAC support  
Random Number Generator : PRNG 320-bit generation per 160 cycles  
FIFO-Rx/Tx : (two 32-word) for input and output streaming.  
DMA I/F to SDMA1(Security DMA 1)  
1.1.18 SYSTEM MANAGEMENT  
The S3C6410 microprocessor provides the following System Management features:  
Little Endian format support  
1.1.19 SYSTEM OPERATING FREQUENCIES  
The S3C6410 microprocessor provides the following System Operation Frequencies features:  
ARM1176JZF-S core clock rate maximum is 533MHz@ TBD V  
System operating clock generation  
Three on-chip PLLs, APLL, MPLL & EPLL  
APLL generates an independent ARM operating clock  
MPLL generates the system reference clock  
EPLL generates clocks for peripheral IPs  
Preliminary product information describe products that are in development,  
for which full characterization data and associated errata are not yet available.  
Specifications and information herein are subject to change without notice.  
1-14  
 复制成功!