ADSP-BF531/ADSP-BF532/ADSP-BF533
General-Purpose I/O Port F Pin Cycle Timing
Table 34. General-Purpose I/O Port F Pin Cycle Timing
VDDEXT = 1.8 V
Max
VDDEXT = 2.5 V/3.3 V
Parameter
Min
Min
Max
Unit
ns
Timing Requirement
tWFI
GPIO Input Pulse Width
tSCLK + 1
tSCLK + 1
Switching Characteristic
tGPOD GPIO Output Delay from CLKOUT Low
6
6
ns
CLKOUT
GPIO OUTPUT
GPIO INPUT
tGPOD
tWFI
Figure 29. GPIO Cycle Timing
Universal Asynchronous Receiver-Transmitter
(UART) Ports—Receive and Transmit Timing
For information on the UART port receive and transmit opera-
tions, see the ADSP-BF533 Blackfin Processor Hardware
Reference.
Rev. H
| Page 41 of 64 | January 2011