RX62Nグループ、RX621グループ
5. Electrical Characteristics
5.8
Oscillation Stop Detection Timing
Table 5.24
Oscillation Stop Detection Circuit Characteristics
Conditions: VCC = PLLVCC = AVCC = VCC_USB = 2.7 to 3.6V, VREFH = 2.7V to AVCC
VSS = PLLVSS = AVSS = VREFL = VSS_USB = 0V
Ta = -40 to +85C
Item
Symbol
tdr
Min.
—
Typ.
—
Max.
1.0
Unit
ms
Test Conditions
Figure 5.66
Detection time
Internal oscillation frequency when oscillation
stop is detected
fMAIN
0.5
—
7.0
MHz
Main clock oscillator
OSTDF*
tdr
Nomal operation
Abnomal operation
Internal oscillation
ICLK
Note : * This indicates the OSTDF flag in the oscillation detection control register (OSTDCR).
Figure 5.66 Oscillation Stop Detection Timing
R01UH0033JJ0110 Rev.1.10
2010.12.24
Page 137 of 1931