欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37754S4CGP 参数 Datasheet PDF下载

M37754S4CGP图片预览
型号: M37754S4CGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 115 页 / 1558 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37754S4CGP的Datasheet PDF文件第87页浏览型号M37754S4CGP的Datasheet PDF文件第88页浏览型号M37754S4CGP的Datasheet PDF文件第89页浏览型号M37754S4CGP的Datasheet PDF文件第90页浏览型号M37754S4CGP的Datasheet PDF文件第92页浏览型号M37754S4CGP的Datasheet PDF文件第93页浏览型号M37754S4CGP的Datasheet PDF文件第94页浏览型号M37754S4CGP的Datasheet PDF文件第95页  
MITSUBISHI MICROCOMPUTERS  
M37754M8C-XXXGP, M37754M8C-XXXHP  
M37754S4CGP, M37754S4CHP  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
Timing requirements (VCC = 5 V±10 %, VSS = 0 V, Ta = –20 to 85 °C, f(XIN) = 25 MHz when the clock source select bit = “0” , unless  
otherwise noted)  
The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.  
Memory expansion and Microprocessor mode : Low-speed running  
Limits  
Symbol  
Parameter  
Unit  
Min.  
40  
Max.  
tc  
External clock input cycle time (Note 1)  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tw(H)  
External clock input high-level pulse width (Note 2)  
External clock input low-level pulse width (Note 2)  
External clock rise time  
tc/2 – 8  
tc/2 – 8  
tw(L)  
tr  
8
8
tf  
External clock fall time  
tsu(DH-RD)  
tsu(DL-RD)  
tsu(PiD–RD)  
th(RD-DH)  
th(RD-DL)  
th(RD–PiD)  
High-order data input setup time (BYTE = “L”)  
Low-order data input setup time  
30  
30  
60  
0
Port Pi input setup time (i = 4—9, 11)  
High-order data input hold time (BYTE = “L”)  
Low-order data input hold time  
0
Port Pi input hold time (i = 4—9, 11)  
0
60 (2-φ access)  
tsu(A–DL/DH)  
tsu(CS–DL/DH)  
tsu(LA–DL)  
Data setup time with address stabilized (Note 3)  
Data setup time with chip select stabilized (Note 3)  
Data setup time with address stabilized (Note
140 (3-  
220 (4-  
φ
φ
access)  
access)  
ns  
ns  
ns  
60 (2-φ access)  
140 (3-  
220 (4-  
φ
φ
access)  
access)  
55 (2-φ access)  
135 (3-  
215 (4-  
φ
φ
access)  
access)  
: f(XIN) = 12.5 MHz when the clock source selet bit = 
Notes 1: When the clock source select bit = “1”, tc’s mis 80 ns.  
2: When the clock source select bit = “1”, stw(L)/tc ratios to 45 to 55 %.  
3: Since the values depend on external equency f(XIN), calculate them using the bus timing data formula on the page after  
the next page.  
90  
 复制成功!