欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37754S4CGP 参数 Datasheet PDF下载

M37754S4CGP图片预览
型号: M37754S4CGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 115 页 / 1558 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37754S4CGP的Datasheet PDF文件第39页浏览型号M37754S4CGP的Datasheet PDF文件第40页浏览型号M37754S4CGP的Datasheet PDF文件第41页浏览型号M37754S4CGP的Datasheet PDF文件第42页浏览型号M37754S4CGP的Datasheet PDF文件第44页浏览型号M37754S4CGP的Datasheet PDF文件第45页浏览型号M37754S4CGP的Datasheet PDF文件第46页浏览型号M37754S4CGP的Datasheet PDF文件第47页  
MITSUBISHI MICROCOMPUTERS  
M37754M8C-XXXGP, M37754M8C-XXXHP  
M37754S4CGP, M37754S4CHP  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
Pulse output port mode  
Set timersA1 and A0 to the timer mode because they are used in the  
Figure 48 shows the pulse output port mode block diagram.  
This mode has an 8-bit pulse output port. The waveform output se-  
lect bits (bits 0 to 2) of waveform output mode register (address  
1A16, Figure 49) select use of pulse output port. The 8-bit pulse out-  
put port is divided into 4 bits and 4 bits, or 6 bits and 2 bits with the  
pulse output mode select bit (bit 4) of pulse output data register 1  
(address 1C16, Figure 51) ; each of them can be individually con-  
trolled.  
pulse output mode. Additionally, set bit 2 of the corresponding timer  
Ai mode register to “1” to use a pulse output port because the pulse  
output port are multiplexed with the TAiOUT (i = 0 to 4). Figure 50  
shows the bit configuration of timer A1 and A0 mode registers in the  
pulse output port mode.  
Timers A1 and A0 start count when setting the corresponding timer  
count start flag to “1”, and they stop it when clearing that flag to “0”.  
Pulse width modulation Pulse width modulation  
select bit 1  
select bit 0  
Pulse width modulation  
output of timer A4  
Pulse width modulation  
output of timer A3  
Pulse width modulation  
output of timer A2  
Timer A1  
Pulse width modulation data bit  
T
D15  
D14  
D13  
D Q  
Waveform output control bit 0  
D Q  
D Q  
D Q  
R
Reset  
Pulse output data register 1  
D3  
RTP13  
RTP12  
RTP11  
RTP10  
Q  
D Q  
Pulse output mod
select bit  
T
D11  
D10  
D Q  
RTP03  
RTP02  
D Q  
D Q  
D9  
D8  
RTP01  
RTP00  
Q
D
T
Waveform output control bit 0  
D Q  
Pulse output data register 0  
Timer A0  
Polarity select bit  
R
Reset  
Note : Only when bit 5 of the particular function select register 1 (in Fig. 15) is set to “1”, the following registers’ contents can be changed from the  
status after reset (in Fig.76) : Waveform output mode register (address 1A16) and Pulse output data registers 0 and 1 (addresses 1C16, 1D16).  
Fig. 48 Pulse output port mode block diagram  
42  
 复制成功!