欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD64F36077G 参数 Datasheet PDF下载

HD64F36077G图片预览
型号: HD64F36077G
PDF下载: 下载PDF文件 查看货源
内容描述: 旧公司名称在产品目录等资料 [Old Company Name in Catalogs and Other Documents]
分类和应用:
文件页数/大小: 566 页 / 3220 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD64F36077G的Datasheet PDF文件第422页浏览型号HD64F36077G的Datasheet PDF文件第423页浏览型号HD64F36077G的Datasheet PDF文件第424页浏览型号HD64F36077G的Datasheet PDF文件第425页浏览型号HD64F36077G的Datasheet PDF文件第427页浏览型号HD64F36077G的Datasheet PDF文件第428页浏览型号HD64F36077G的Datasheet PDF文件第429页浏览型号HD64F36077G的Datasheet PDF文件第430页  
Section 19 Band-Gap Circuit, Power-On Reset, and Low-Voltage Detection Circuits  
19.3.3  
Deciding Reset Source  
The source of a reset can be decided by reading the reset source decision register (LVDRF) in the  
reset exception handler (see table 19.2). After that, writing 0 to the bit can clear the flag and can be  
ready to decide the next reset source.  
Figure 19.7 shows a timing of setting the bits in the register.  
Table 19.2 Deciding Reset Source  
LVDRF  
PRST  
WRST  
Reset Source  
1
0
0
0
0
1
Power-on reset or LVDR occurred  
Reset signal input on external reset pin  
WDT reset occurred  
Power supply voltage  
Internal reset signal  
PRST bit  
Set by  
Set by temporary drop of  
power supply voltage  
power-on reset  
Read and  
cleared  
(0 is written)  
Read and  
cleared  
(0 is written)  
Set by  
WDT reset  
Read and  
cleared  
(0 is written)  
WRST bit  
Figure 19.7 Timing of Setting Bits in Reset Source Decision Register  
Rev. 3.00 Sep. 10, 2007 Page 392 of 528  
REJ09B0216-0300  
 复制成功!