欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第324页浏览型号HD6417709SF133B的Datasheet PDF文件第325页浏览型号HD6417709SF133B的Datasheet PDF文件第326页浏览型号HD6417709SF133B的Datasheet PDF文件第327页浏览型号HD6417709SF133B的Datasheet PDF文件第329页浏览型号HD6417709SF133B的Datasheet PDF文件第330页浏览型号HD6417709SF133B的Datasheet PDF文件第331页浏览型号HD6417709SF133B的Datasheet PDF文件第332页  
Single Read: Figure 10.16 shows the timing when a single address read is performed. As the burst  
length is set to 1 in synchronous DRAM burst read/single write mode, only the required data is  
output. Consequently, no unnecessary bus cycles are generated even when a cache-through area is  
accessed.  
Tr  
Tc1  
Td1  
Tpc  
CKIO  
A25 to A16,  
A13  
A12  
A15, A14,  
A11 to A0  
CS2 or CS3  
RAS3x  
CASx  
RD/WR  
DQMxx  
D31 to D0  
BS  
Figure 10.16 Basic Timing for Synchronous DRAM Single Read  
Rev. 5.00, 09/03, page 284 of 760  
 复制成功!