欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第125页浏览型号HD6417709SF133B的Datasheet PDF文件第126页浏览型号HD6417709SF133B的Datasheet PDF文件第127页浏览型号HD6417709SF133B的Datasheet PDF文件第128页浏览型号HD6417709SF133B的Datasheet PDF文件第130页浏览型号HD6417709SF133B的Datasheet PDF文件第131页浏览型号HD6417709SF133B的Datasheet PDF文件第132页浏览型号HD6417709SF133B的Datasheet PDF文件第133页  
Section 4 Exception Handling  
4.1  
Overview  
4.1.1  
Features  
Exception handling is separate from normal program processing, and is performed by a routine  
separate from the normal program. In response to an exception handling request due to abnormal  
termination of the executing instruction, control is passed to a user-written exception handler.  
However, in response to an interrupt request, normal program execution continues until the end of  
the executing instruction. Here, all exceptions other than resets and interrupts will be called  
general exceptions. There are thus three types of exceptions: resets, general exceptions, and  
interrupts.  
4.1.2  
Register Configuration  
Table 4.1 lists the registers used for exception handling. A register with an undefined initial value  
should be initialized by software.  
Table 4.1 Register Configuration  
Register  
Abbr.  
R/W Size  
Initial Value  
Address  
TRAPA exception register TRA  
R/W Longword Undefined  
H'FFFFFFD0  
Exception event register  
EXPEVT R/W Longword Power-on reset: H'000 H'FFFFFFD4  
1
*
Manual reset: H'020  
INTEVT R/W Longword Undefined  
INTEVT2 Longword Undefined  
Interrupt event register  
Interrupt event register2  
H'FFFFFFD8  
R
H'04000000  
2
*
(H'A4000000)  
Notes: 1. H'000 is set in a power-on reset, and H'020 in a manual reset.  
2. When address translation by the MMU does not apply, the address in parentheses  
should be used.  
4.2  
Exception Handling Function  
4.2.1  
Exception Handling Flow  
In exception handling, the contents of the program counter (PC) and status register (SR) are saved  
in the saved program counter (SPC) and saved status register (SSR), respectively, and execution of  
the exception handler is invoked from a vector address. The return from exception handler (RTE)  
instruction is issued by the exception handler routine on completion of the routine, restoring the  
Rev. 5.00, 09/03, page 85 of 760  
 复制成功!