欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第824页浏览型号HD6417750SBP200的Datasheet PDF文件第825页浏览型号HD6417750SBP200的Datasheet PDF文件第826页浏览型号HD6417750SBP200的Datasheet PDF文件第827页浏览型号HD6417750SBP200的Datasheet PDF文件第829页浏览型号HD6417750SBP200的Datasheet PDF文件第830页浏览型号HD6417750SBP200的Datasheet PDF文件第831页浏览型号HD6417750SBP200的Datasheet PDF文件第832页  
20.2  
Register Descriptions  
20.2.1  
Access to UBC Control Registers  
The access size must be the same as the control register size. If the sizes are different, a write will  
not be effected in a UBC register write operation, and a read operation will return an undefined  
value. UBC control register contents cannot be transferred to a floating-point register using a  
floating-point memory load instruction.  
When a UBC control register is updated, use either of the following methods to make the updated  
value valid:  
1. Execute an RTE instruction after the memory store instruction that updated the register. The  
updated value will be valid from the RTE instruction jump destination onward.  
2. Execute instructions requiring 5 states for execution after the memory store instruction that  
updated the register. As the SH7750 Series executes two instructions in parallel and a  
minimum of 0.5 state is required for execution of one instruction, 11 instructions must be  
inserted. The updated value will be valid from the 6th state onward.  
Rev. 6.0, 07/02, page 776 of 986  
 复制成功!