欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第538页浏览型号HD6417750SBP200的Datasheet PDF文件第539页浏览型号HD6417750SBP200的Datasheet PDF文件第540页浏览型号HD6417750SBP200的Datasheet PDF文件第541页浏览型号HD6417750SBP200的Datasheet PDF文件第543页浏览型号HD6417750SBP200的Datasheet PDF文件第544页浏览型号HD6417750SBP200的Datasheet PDF文件第545页浏览型号HD6417750SBP200的Datasheet PDF文件第546页  
Transfer requests: The following three DMAC transfer activation requests are supported.  
External request  
(1) Normal DMA mode  
From two '5(4 pins. Either low level detection or falling edge detection can be  
specified. External requests can be accepted on channels 0 and 1 only.  
(2) On-demand data transfer mode (DDT mode)  
In this mode of the SH7750 and SH7750S, interfacing between an external device and  
the DMAC is performed using the '%5(4, %$9/, 75, 7'$&., ID [1:0], and D  
[63:0] pins. External requests can be accepted on all four channels.  
In the SH7750R, the '%5(4, %$9/, 75, 7'$&., ID [2:0], and D [63:0] pins are  
used as the interface between an external device and the DMAC. External requests can  
be accepted on any of the eight channels.  
For channel 0, data transfer can be carried out with the transfer mode, number of  
transfers, transfer address (single only), etc., specified by the external device.  
Although channel 0 has no request queue, there are four request queues for each of the  
other channels: i.e., channels 1 to 3 in the SH7750 or SH7750S, and channels 1 to 7 in  
the SH7750R.  
In the SH7750R, request queues can be cleared on a channel-by-channel basis in DDT  
mode in either of the following two ways.  
Clearing a request queue by DTR format  
The request queues of the relevant channel are cleared when it receives DTR.SZ =  
110, DTR.ID = 00, DTR.MD = 11, and DTR.COUNT [7:4]* = [18].  
Using software to clear the request queue  
The request queues of the relevant channel are cleared by writing a 1 to the  
CHCRn.QCL bit (request-queue clear bit) of each channel.  
Note: * DTR.COUNT [7:4] (DTR [55:52]): Sets the port as not used.  
Requests from on-chip peripheral modules  
Transfer requests from the SCI, SCIF, and TMU. These can be accepted on all channels.  
Auto-request  
The transfer request is generated automatically within the DMAC.  
Channel functions: Transfer modes that can be set are different for each channel.  
Normal DMA mode  
Channel 0: Single or dual address mode. External requests are accepted.  
Channel 1: Single or dual address mode. External requests are accepted.  
Channel 2: Dual address mode only.  
Channel 3: Dual address mode only.  
Channel 4 (SH7750R only): Dual address mode only.  
Channel 5 (SH7750R only): Dual address mode only.  
Rev. 6.0, 07/02, page 490 of 986  
 复制成功!