欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第331页浏览型号HD6417750SBP200的Datasheet PDF文件第332页浏览型号HD6417750SBP200的Datasheet PDF文件第333页浏览型号HD6417750SBP200的Datasheet PDF文件第334页浏览型号HD6417750SBP200的Datasheet PDF文件第336页浏览型号HD6417750SBP200的Datasheet PDF文件第337页浏览型号HD6417750SBP200的Datasheet PDF文件第338页浏览型号HD6417750SBP200的Datasheet PDF文件第339页  
Bit 2—30-Second Adjustment (ADJ): Used for 30-second adjustment. When 1 is written to this  
bit, a value up to 29 seconds is rounded down to 00 seconds, and a value of 30 seconds or more is  
rounded up to 1 minute. The frequency divider circuits (RTC prescaler and R64CNT) are also  
reset at this time. This bit always returns 0 if read.  
Bit 2: ADJ  
Description  
0
1
Normal clock operation  
30-second adjustment performed  
(Initial value)  
Bit 1—Reset (RESET): The frequency divider circuits are initialized by writing 1 to this bit.  
When 1 is written to the RESET bit, the frequency divider circuits (RTC prescaler and R64CNT)  
are reset and the RESET bit is automatically cleared to 0 (i.e. does not need to be written with 0).  
Bit 1: RESET  
Description  
0
1
Normal clock operation  
Frequency divider circuits are reset  
(Initial value)  
Bit 0—Start Bit (START): Stops and restarts counter (clock) operation.  
Bit 0: START  
Description  
0
Second, minute, hour, day, day-of-week, month, and year counters are  
stopped*  
1
Second, minute, hour, day, day-of-week, month, and year counters operate  
normally*  
(Initial value)  
Note: * The 64 Hz counter continues to operate unless stopped by means of the RTCEN bit.  
11.2.17 RTC Control Register 3 (RCR3) and Year-Alarm Register (RYRAR)  
(SH7750R Only)  
RCR3 and RYRAR are readable/writable registers. RYRAR is the alarm register for the RTC’s  
BCD-coded year-value counter RYRCNT. When the YENB bit of RCR3 is set to 1, the RYRCNT  
value is compared with the RYRAR value. Comparison between the counter and the alarm register  
only takes place with the alarm registers in which the ENB and YENB bits are set to 1. The alarm  
flag of RCR1 is only set to 1 when the respective values all match.  
The setting range of RYRAR is decimal 0000 to 9999, and normal operation is not obtained if a  
value beyond this range is set here.  
RCR3 is initialized by a power-on reset, but RYRAR will not be initialized by a power-on or  
manual reset, or by the device entering standby mode.  
Rev. 6.0, 07/02, page 283 of 986  
 复制成功!