欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第222页浏览型号HD6417750SBP200的Datasheet PDF文件第223页浏览型号HD6417750SBP200的Datasheet PDF文件第224页浏览型号HD6417750SBP200的Datasheet PDF文件第225页浏览型号HD6417750SBP200的Datasheet PDF文件第227页浏览型号HD6417750SBP200的Datasheet PDF文件第228页浏览型号HD6417750SBP200的Datasheet PDF文件第229页浏览型号HD6417750SBP200的Datasheet PDF文件第230页  
In an RTE delay slot, status register (SR) bits are referenced as follows. In instruction access, the  
MD bit is used before modification, and in data access, the MD bit is accessed after modification.  
The other bits—S, T, M, Q, FD, BL, and RB—after modification are used for delay slot  
instruction execution. The STC and STC.L SR instructions access all SR bits after modification.  
Constant Values: An 8-bit constant value can be specified by the instruction code and an  
immediate value. 16-bit and 32-bit constant values can be defined as literal constant values in  
memory, and can be referenced by a PC-relative load instruction.  
MOV.W @(disp, PC), Rn  
MOV.L @(disp, PC), Rn  
There are no PC-relative load instructions for floating-point operations. However, it is possible to  
set 0.0 or 1.0 by using the FLDI0 or FLDI1 instruction on a single-precision floating-point  
register.  
Rev. 6.0, 07/02, page 174 of 986  
 复制成功!