欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第208页浏览型号HD6417750SBP200的Datasheet PDF文件第209页浏览型号HD6417750SBP200的Datasheet PDF文件第210页浏览型号HD6417750SBP200的Datasheet PDF文件第211页浏览型号HD6417750SBP200的Datasheet PDF文件第213页浏览型号HD6417750SBP200的Datasheet PDF文件第214页浏览型号HD6417750SBP200的Datasheet PDF文件第215页浏览型号HD6417750SBP200的Datasheet PDF文件第216页  
5.8  
Restrictions  
1. Restrictions on first instruction of exception handling routine  
Do not locate a BT, BF, BT/S, BF/S, BRA, or BSR instruction at address VBR + H'100, VBR  
+ H'400, or VBR + H'600.  
When the UBDE bit in the BRCR register is set to 1 and the user break debug support  
function* is used, do not locate a BT, BF, BT/S, BF/S, BRA, or BSR instruction at the address  
indicated by the DBR register.  
Note: * See section 20.4, User Break Debug Support Function.  
Rev. 6.0, 07/02, page 160 of 986  
 复制成功!