Write-Per-Bit Cycle (/G = High)
tRE
tRP
/RE
0,2,3
tRSH
tCAE
tACH
/CAL
P
tCHR
tRAH
tASC
tASR
tCAH
A
Row
Column
0-10
tMH
tMSU
tCWL
W/R
tRWL
tWCH
tDMH
tDMS
DQ
Mask
Data
0-35
tDS
tRRH
tWRP
tDH
tWP
/WE
/F
tWHR
tMSU
tMH
tSSR
tSHR
/S
0,1
Don’t Care or Indeterminate
NOTES: 1. Data mask bit high (1) enables bit write; data mask bit low (0) inhibits bit write.
2. Write-per-bit cycle valid only for DM2M36SJ6.
3. Write-per-bit waveform applies to parity bits only (DQ
).
8,17,26,35
2-111