Page Read/Write During Write Hit Cycle
tC
tRE
/RE
0,2,3
tRP
tMSU
tMH
/F
tMSU
tMH
W/R
tASR
tASC
tRAH
tAC
tCAH
Column 2
tACH
A
0-8
A
Row
Column 1
tASC
Column 3
0-10
tRSH
tCAH
tCRP
tASC
tCAE
tCAE
tWCH
/CAL
0-3, P
tCHR
tCQV
tCLV
tCWL
tWP
tWRP
tRRH
tCLV
/WE
tWHR
tRAC2
tRWL
tWQV
tAC
tDS
Read Data
DQ
Read Data
Write Data
tDH
tGQZ
0-35
tGQZ
tGQX
tWQX
tGQV
tGQV
/G
tSSR
/S
0,1
Don’t Care or Indeterminate
NOTES: 1. If column address 1 equals column address 2, then a read-modify-write cycle is performed.
2. Parity bits DQ
must have mask provided at falling edge of /RE.
8,17,26,35
2-110