0
3
%
7ꢀ
ꢃꢁꢀꢌ
Internet Data Sheet
HYB18TC1G[80/16]0AF
1-Gbit DDR2 SDRAM
3
Functional Description
This chapter describes the functional description.
%
$
ꢇꢌ %
$
ꢁꢌ %
$
ꢀꢌ $
ꢁ
ꢅꢌ $
ꢁ
ꢇꢌ $
'ꢌ
Zꢌ
ꢁꢁ
ꢌ $
ꢁ
ꢀꢌ
$
ꢉꢌ
$
ꢊꢌ
$
ꢆꢌ
$ꢂꢌ
$
ꢈꢌ
$
ꢃꢌ
$
ꢅꢌ
7ꢌ
$ꢇꢌ
$
%
ꢁꢌ
/ꢌ
$ꢀꢌ
:5
Zꢌ
ꢌ
'//ꢌ
70ꢌ
&/
ꢌ
%
ꢀꢌ
3
ꢀꢌ
ꢀꢌ
ꢀꢌ
U
HJ
ꢍꢌD
G
G
Uꢌ
Zꢌ
Zꢌ
Zꢌ
Zꢌ
Zꢌ
TABLE 11
Mode Register Definition (BA[2:0] = 000B)
Field
Bits
Type1)
Description
Bank Address [2]
Note: BA2 not available on 256 Mbit and 512 Mbit components
0B BA2 Bank Address
Bank Address [1]
BA2
16
reg. addr.
BA1
BA0
A13
15
14
13
0B
BA1 Bank Address
Bank Address [0]
0B
BA0 Bank Address
Address Bus[13]
Note: A13 is not available for 256 Mbit and ×16 512 Mbit configuration
0B
A13 Address bit 13
PD
12
w
w
Active Power-Down Mode Select
0B
1B
PD Fast exit
PD Slow exit
WR
[11:9]
Write Recovery2)
Note: All other bit combinations are illegal.
001B WR 2
010B WR 3
011B WR 4
100B WR 5
101B WR 6
DLL
TM
8
7
w
w
DLL Reset
0B
1B
DLL No
DLL Yes
Test Mode
0B
1B
TM Normal Mode
TM Vendor specific test mode
Rev. 1.11, 2006-09
14
03292006-PJAE-UQLG
QIMONDA [ QIMONDA AG ]
