欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T512161BF-20 参数 Datasheet PDF下载

HYB18T512161BF-20图片预览
型号: HYB18T512161BF-20
PDF下载: 下载PDF文件 查看货源
内容描述: 512 - Mbit的X16 DDR2 SDRAM [512-Mbit x16 DDR2 SDRAM]
分类和应用: 内存集成电路动态存储器双倍数据速率
文件页数/大小: 41 页 / 2261 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T512161BF-20的Datasheet PDF文件第28页浏览型号HYB18T512161BF-20的Datasheet PDF文件第29页浏览型号HYB18T512161BF-20的Datasheet PDF文件第30页浏览型号HYB18T512161BF-20的Datasheet PDF文件第31页浏览型号HYB18T512161BF-20的Datasheet PDF文件第33页浏览型号HYB18T512161BF-20的Datasheet PDF文件第34页浏览型号HYB18T512161BF-20的Datasheet PDF文件第35页浏览型号HYB18T512161BF-20的Datasheet PDF文件第36页  
Internet Data Sheet  
HYB18T512161BF–20/22/25/28/33  
512-Mbit Double-Data-Rate-Two SDRAM  
17) The maximum limit for the tWPST parameter is not a device limit. The device operates with a greater value for this parameter, but system  
performance (bus turnaround) degrades accordingly.  
18) WR must be programmed to fulfill the minimum requirement for the tWR timing parameter, where WRMIN[cycles] = tWR(ns)/tCK(ns) rounded  
up to the next integer value. tDAL = WR + (tRP/tCK). For each of the terms, if not already an integer, round to the next highest integer. tCK  
refers to the application clock period. WR refers to the WR parameter stored in the MRS.  
19) Minimum tWTR is two clocks when operating the DDR2-SDRAM at frequencies 200 MHz.  
20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-  
down mode” (MR, A12 = “0”) a fast power-down exit timing tXARD can be used. In “low active power-down mode” (MR, A12 =”1”) a slow  
power-down exit timing tXARDS has to be satisfied.  
5.7.3  
ODT AC Electrical Characteristics  
TABLE 31  
ODT AC Electrical Characteristics and Operating Conditions for all bins  
Symbol  
Parameter / Condition  
Unit Note  
Min.  
Max.  
tAOND  
tAON  
ODT turn-on delay  
2
2
tCK  
ns  
ns  
tCK  
ns  
ns  
tCK  
tCK  
1)  
2)  
ODT turn-on  
tAC.MIN  
tAC.MAX + 0.7 ns  
tAONPD  
tAOFD  
tAOF  
ODT turn-on (Power-Down Modes)  
ODT turn-off delay  
t
AC.MIN + 2 ns  
2 tCK + tAC.MAX + 1 ns  
2.5  
2.5  
ODT turn-off  
tAC.MIN  
tAC.MAX + 0.6 ns  
tAOFPD  
tANPD  
tAXPD  
ODT turn-off (Power-Down Modes)  
ODT to Power Down Mode Entry Latency  
ODT Power Down Exit Latency  
t
AC.MIN + 2 ns  
2.5 tCK + tAC.MAX + 1 ns  
3
8
1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when  
the ODT resistance is fully on. Both are measure from tAOND  
2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance.  
.
Both are measured from tAOFD  
.
Rev. 1.43, 2006-11  
32  
03292006-L40N-L04G  
 复制成功!