欢迎访问ic37.com |
会员登录 免费注册
发布采购

P93U422-35CMB 参数 Datasheet PDF下载

P93U422-35CMB图片预览
型号: P93U422-35CMB
PDF下载: 下载PDF文件 查看货源
内容描述: HIGH SPEED 256 ×4的静态CMOS RAM [HIGH SPEED 256 x 4 STATIC CMOS RAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 10 页 / 217 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P93U422-35CMB的Datasheet PDF文件第2页浏览型号P93U422-35CMB的Datasheet PDF文件第3页浏览型号P93U422-35CMB的Datasheet PDF文件第4页浏览型号P93U422-35CMB的Datasheet PDF文件第5页浏览型号P93U422-35CMB的Datasheet PDF文件第6页浏览型号P93U422-35CMB的Datasheet PDF文件第7页浏览型号P93U422-35CMB的Datasheet PDF文件第8页浏览型号P93U422-35CMB的Datasheet PDF文件第9页  
P93U422  
HIGH SPEED 256 x 4  
STATIC CMOS RAM  
FEATURES  
CMOS for Low Power  
– 440 mW (Commercial)  
– 495 mW (Military)  
Universal 256 x 4 Static RAM  
One part, the P93U422, replaces the following  
bipolar and CMOS parts:  
– 93422, 93422A  
5V Power Supply ±10% for both commercial  
and military temperature ranges  
– 93L422, 93L422A  
Separate I/O  
Fast Access Time – 35 ns Commercial and  
Military  
Fully static operation with equal access and  
cycle times  
Available in the following packages:  
– PDIP, CERDIP, Side Brazed DIP  
Resistant to single event upset and latchup  
due to advanced process and design  
improvements  
– CERPACK  
– LCC  
– SOIC  
DESCRIPTION  
active HIGH chip select two (CS2) as well as 3-state  
outputs.  
TheP93U422 isa1,024-bithigh-speedStaticRAMwith  
a 256 x 4 organization. The P93U422 is a universal  
device designed to replace the entire 93 and 93L 256 x  
4 static RAM families. The memory requires no clocks  
or refreshing and has equal access and cycle times.  
Inputs and outputs are fully TTL compatible. Operation  
is from a single 5 Volt supply. Easy memory expansion  
is provided by an active LOW chip select one (CS1) and  
Inadditionto highperformance,thedevicefeatureslatch-  
up protection, single event and upset protection. The  
P93U422 is offered in several packages: 22-pin 400 mil  
DIP (plastic and ceramic), 24-pin 300 mil SOIC, 24-pin  
squareLCCand24-pinCERPACK. Devicesareoffered  
in both commercial and military temperature ranges.  
PINCONFIGURATIONS  
FUNCTIONALBLOCKDIAGRAM  
SOIC(S4)  
DIP(P3-1, C3-1, D3-1)  
LCC(L4)  
CERPACK (F3)  
Document # SRAM102 REV A  
Revised October 2005  
1