欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM9312-UC 参数 Datasheet PDF下载

PM9312-UC图片预览
型号: PM9312-UC
PDF下载: 下载PDF文件 查看货源
内容描述: 增强TT1 ™交换机结构 [ENHANCED TT1⑩ SWITCH FABRIC]
分类和应用:
文件页数/大小: 343 页 / 5229 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM9312-UC的Datasheet PDF文件第329页浏览型号PM9312-UC的Datasheet PDF文件第330页浏览型号PM9312-UC的Datasheet PDF文件第331页浏览型号PM9312-UC的Datasheet PDF文件第332页浏览型号PM9312-UC的Datasheet PDF文件第334页浏览型号PM9312-UC的Datasheet PDF文件第335页浏览型号PM9312-UC的Datasheet PDF文件第336页浏览型号PM9312-UC的Datasheet PDF文件第337页  
RELEASED  
PMC-Sierra, Inc.  
PM9311/2/3/5 ETT1™ CHIP SET  
Data Sheet  
PMC-2000164  
ISSUE 3  
ENHANCED TT1™ SWITCH FABRIC  
Figure 90. Cells are Striped Across the 12 Physical Links  
Bytes 0-5  
Bytes 6-11  
Bytes 12-17  
Bytes 18-23  
Bytes 24-29  
Bytes 30-35  
Bytes 36-41  
Bytes 42-47  
Bytes 48-53  
Bytes 54-59  
Bytes 60-65  
Bytes 66-71  
1 cell  
1 cell  
1 cell  
1 cell  
The link technology used is the same as that used by Gigabit Ethernet (GE), except that it operates at  
1.5 Gbaud (150MHz) instead of 1.25 Gbaud (125MHz). While the Dataslice can be programmed to use  
any arbitrary 8b/10b code, the ETT1system has been focused on the use of the GE standard and thus the  
8b/10b code developed originally by IBM. The following discussion assumes the use of standard Serdes  
components; however an alternative 8b/10b scheme could be used if suitable physical level components  
are available.  
C.2.1 Link  
Before looking at how the channel operates, we first consider a single link in its various aspects: physical  
interface, initialization, and errors.  
C.2.1.1 Link Physical Interface  
Each logical Dataslice device connects to a Serdes device via 10-bit wide transmit and receive interfaces,  
operating at 150MHz in a source synchronous mode - i.e. the data is accompanied by a suitable clock. The  
Serdes transmits a serialized bit stream to a 1.5Gbaud VCSEL and receives a serialized bit stream from a  
1.5Gbaud PIN diode.  
The ETT1 port card provides a 150MHz oscillator that is used as a reference clock for the Dataslice  
parallel bus transmitters. In the egress direction this reference clock is provided to the Dataslice which  
adjusts the phase of the reference so that it is aligned in mid-bit time of the transmitted word. In the ingress  
direction the Serdes device recovers a nominal 150MHz receive clock from the incoming serial stream and  
provides it to the Dataslice receiver. The Dataslice expects to sample the incoming 10-bit word using the  
receive clock; the data is then re-synchronized internally within the Dataslice. Figure 91 illustrates the two  
directions.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
329