欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM8621 参数 Datasheet PDF下载

PM8621图片预览
型号: PM8621
PDF下载: 下载PDF文件 查看货源
内容描述: NSE- 8G⑩标准产品数据表初步 [NSE-8G⑩ Standard Product Data Sheet Preliminary]
分类和应用:
文件页数/大小: 184 页 / 957 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM8621的Datasheet PDF文件第147页浏览型号PM8621的Datasheet PDF文件第148页浏览型号PM8621的Datasheet PDF文件第149页浏览型号PM8621的Datasheet PDF文件第150页浏览型号PM8621的Datasheet PDF文件第152页浏览型号PM8621的Datasheet PDF文件第153页浏览型号PM8621的Datasheet PDF文件第154页浏览型号PM8621的Datasheet PDF文件第155页  
NSE-8G™ Standard Product Data Sheet  
Preliminary  
1. Write 00000001h to the ILC Transmit Misc. Status and FIFO Synch register to initiate a new  
message write sequence (TX_XFER_SYNC).  
2. Loop through the next two operations until the message is transferred.  
3. Write the Transmit FIFO Data register.  
4. Wait for the TX_FI_BUSY bit to be logic zero (read ILC Transmit Misc. Status and FIFO  
Synch register) or wait for three SYSCLK Cycles and then continue. This wait time can be  
used to access other registers, just as long as the Transmit FIFO Data register is not changed  
during this time.  
Notes on Using the TX_XFER_SYNC  
If all messages transmitted are eight Dwords in length, then writing the TX_XFER_SYNC bit is  
optional.  
When transmitting a message immediately following a short message, writing the  
TX_XFER_SYNC bit is mandatory.  
When transmitting messages longer than eight Dwords, writing the TX_XFER_SYNC bit every  
eight Dwords is optional.  
12.12.2 Accessing the Receive Message FIFO  
Access the registers in the following order:  
This procedure is outline only. Full operation is shown in the code snippet below.  
1. Write 00000001h to the Receive Auxiliary, Status and FIFO Synch register to initiate a new  
message read sequence.  
2. Loop through the next two operations until message is transferred.  
3. Read the Receive FIFO Data register.  
4. Wait for the busy bit to equal ‘0’ (Read Receive Status register Ah) or wait for three SYSCLK  
Cycles and then continue. This wait time can be utilized accessing other registers, just as long  
as the Receive FIFO Data register is not read again during this time.  
The following psuedo code shows the recommended procedure for accessing the receive message  
FIFO.  
PROCEDURE Message_Receive IS  
VARIABLE dword_rd_cnt  
VARIABLE msg_done  
: NATURAL := 0;  
: BOOLEAN := false;  
VARIABLE polled_rx_mode : BOOLEAN := false;  
VARIABLE msg_lvl_loop  
VARIABLE msgs_rd  
: NATURAL := 0;  
: NATURAL := 0;  
BEGIN  
--  
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use  
Document ID: PMC-2010850, Issue 1  
150