欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM8621 参数 Datasheet PDF下载

PM8621图片预览
型号: PM8621
PDF下载: 下载PDF文件 查看货源
内容描述: NSE- 8G⑩标准产品数据表初步 [NSE-8G⑩ Standard Product Data Sheet Preliminary]
分类和应用:
文件页数/大小: 184 页 / 957 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM8621的Datasheet PDF文件第141页浏览型号PM8621的Datasheet PDF文件第142页浏览型号PM8621的Datasheet PDF文件第143页浏览型号PM8621的Datasheet PDF文件第144页浏览型号PM8621的Datasheet PDF文件第146页浏览型号PM8621的Datasheet PDF文件第147页浏览型号PM8621的Datasheet PDF文件第148页浏览型号PM8621的Datasheet PDF文件第149页  
NSE-8G™ Standard Product Data Sheet  
Preliminary  
If some links are switching DS0 traffic (“1 in 48” frame mode) and some are not (“1 in 4” frame  
mode), the input RC1FP and the qualifying signal from the DCB (from mf_swap), will be running  
at “1 in 48” frame mode. The links in “1 in 48” frame mode should use the unexpected interrupt  
while the others should use the missing interrupt.  
If a link no longer has any C1 activity, the firmware should assume the link has lost alignment,  
and should force R8TD OCA for the port.  
These instructions assume the PMC NSE-8G Device driver is not being used. If the supplied  
driver is being used, this will all be handled within that driver.  
12.6 DS0 Cross-Bar Switch (DCB) Operation  
While the DCB is the Space Switch central to the NSE-8G it also contains the DCB C1 Delay  
Register. This register must be programmed with the delay (in 77.76 MHz clock cycles) between  
RC1FP (RC1DLY) and the expected arrival time in the R8TD SIPO of the C1 character. This  
value is expected to be in the order of 51 clock cycles + 9720 or +1080 for SBI mode or  
TeleCombus mode respectively. The 51 value is approximate and very dependant on the system  
architecture and transmission line lengths between the SBS and NSE-8G components. This must  
be obtained empirically by the system designer during product commissioning.  
Figure 25 Architecture of the RAM Input Interface  
30  
30  
.
.
.
F
CFGO[29:0]  
oncfg[159:0]  
offcfg[159:0]  
E
D
160  
160  
160  
160  
160  
B
C
pgNdin[159:0]  
160  
5
5
12.6.1 Configuring the DCB using Port Transfer Mode  
In port transfer mode, the microprocessor updates only one configuration entry within a word of  
offline connection memory page. The steps to perform a port transfer are shown in the following  
example:  
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use  
Document ID: PMC-2010850, Issue 1  
144