欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7384-BI 参数 Datasheet PDF下载

PM7384-BI图片预览
型号: PM7384-BI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理84P672 [FRAME ENGINE AND DATA LINK MANAGER 84P672]
分类和应用:
文件页数/大小: 358 页 / 2808 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7384-BI的Datasheet PDF文件第329页浏览型号PM7384-BI的Datasheet PDF文件第330页浏览型号PM7384-BI的Datasheet PDF文件第331页浏览型号PM7384-BI的Datasheet PDF文件第332页浏览型号PM7384-BI的Datasheet PDF文件第334页浏览型号PM7384-BI的Datasheet PDF文件第335页浏览型号PM7384-BI的Datasheet PDF文件第336页浏览型号PM7384-BI的Datasheet PDF文件第337页  
PM7384 FREEDM-84P672  
DATA SHEET  
PMC-1990445  
ISSUE 5  
FRAME ENGINE AND DATA LINK MANAGER 84P672  
14.2 SBI ADD BUS Interface Timing  
Figure 24 – DS3 Add Bus Adjustment Request Functional Timing  
SSS  
REFCLK  
SSS  
C1FP  
SSS  
DS-3 #1 DS-3 #2DS-3 #3DS-3 #1  
ADATA[7:0]  
APL  
C1  
H3  
H3  
H3  
SSS  
SSS  
SSS  
SSS  
SSS  
AV5  
ADP  
AJUST_REQ  
AACTIVE  
Figure 24 illustrates the operation of the SBI ADD BUS, using positive and  
negative justification requests as an example. (The responses to the justification  
requests would take effect during the next multi-frame.) The negative  
justification request occurs on the DS-3#3 tributary when AJUST_REQ is  
asserted high during the H3 octet. The positive justification occurs on the DS-3#2  
tributary when AJUST_REQ is asserted high during the first DS-3#2 octet after  
the H3 octet. The AACTIVE signal is shown for the case in which FREEDM-  
84P672 is only driving DS-3#2 onto the SBI ADD bus.  
14.3 Receive Link Timing  
The timing relationship of the receive clock (RCLK[n]) and data (RD[n]) signals is  
shown in Figure 25. The receive data is viewed as a contiguous serial stream.  
There is no concept of time-slots or framing. Every eight bits are grouped  
together into a byte with arbitrary alignment. The first bit received (B1 in Figure  
25) is deemed the most significant bit of an octet. The last bit received (B8) is  
deemed the least significant bit. Bits that are to be processed by the FREEDM-  
84P672 are clocked in on the rising edge of RCLK[n]. Bits that should be  
ignored (X in Figure 25) are squelched by holding RCLK[n] quiescent. In Figure  
25, the quiescent period is shown to be a low level on RCLK[n]. A high level,  
effected by extending the high phase of the previous valid bit, is also acceptable.  
Selection of bits for processing is arbitrary and is not subject to any byte  
alignment nor frame boundary considerations.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
322