欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7384-BI 参数 Datasheet PDF下载

PM7384-BI图片预览
型号: PM7384-BI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理84P672 [FRAME ENGINE AND DATA LINK MANAGER 84P672]
分类和应用:
文件页数/大小: 358 页 / 2808 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7384-BI的Datasheet PDF文件第325页浏览型号PM7384-BI的Datasheet PDF文件第326页浏览型号PM7384-BI的Datasheet PDF文件第327页浏览型号PM7384-BI的Datasheet PDF文件第328页浏览型号PM7384-BI的Datasheet PDF文件第330页浏览型号PM7384-BI的Datasheet PDF文件第331页浏览型号PM7384-BI的Datasheet PDF文件第332页浏览型号PM7384-BI的Datasheet PDF文件第333页  
PM7384 FREEDM-84P672  
DATA SHEET  
PMC-1990445  
ISSUE 5  
FRAME ENGINE AND DATA LINK MANAGER 84P672  
Test-Logic-Reset  
The test logic reset state is used to disable the TAP logic when the device is in  
normal mode operation. The state is entered asynchronously by asserting input,  
TRSTB. The state is entered synchronously regardless of the current TAP  
controller state by forcing input, TMS high for 5 TCK clock cycles. While in this  
state, the instruction register is set to the IDCODE instruction.  
Run-Test-Idle  
The run test/idle state is used to execute tests.  
Capture-DR  
The capture data register state is used to load parallel data into the test data  
registers selected by the current instruction. If the selected register does not  
allow parallel loads or no loading is required by the current instruction, the test  
register maintains its value. Loading occurs on the rising edge of TCK.  
Shift-DR  
The shift data register state is used to shift the selected test data registers by  
one stage. Shifting is from MSB to LSB and occurs on the rising edge of TCK.  
Update-DR  
The update data register state is used to load a test register's parallel output  
latch. In general, the output latches are used to control the device. For  
example, for the EXTEST instruction, the boundary scan test register's parallel  
output latches are used to control the device's outputs. The parallel output  
latches are updated on the falling edge of TCK.  
Capture-IR  
The capture instruction register state is used to load the instruction register with  
a fixed instruction. The load occurs on the rising edge of TCK.  
Shift-IR  
The shift instruction register state is used to shift both the instruction register and  
the selected test data registers by one stage. Shifting is from MSB to LSB and  
occurs on the rising edge of TCK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
318