欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7380-PI 参数 Datasheet PDF下载

PM7380-PI图片预览
型号: PM7380-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理32P672 [FRAME ENGINE AND DATA LINK MANAGER 32P672]
分类和应用:
文件页数/大小: 332 页 / 2479 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7380-PI的Datasheet PDF文件第45页浏览型号PM7380-PI的Datasheet PDF文件第46页浏览型号PM7380-PI的Datasheet PDF文件第47页浏览型号PM7380-PI的Datasheet PDF文件第48页浏览型号PM7380-PI的Datasheet PDF文件第50页浏览型号PM7380-PI的Datasheet PDF文件第51页浏览型号PM7380-PI的Datasheet PDF文件第52页浏览型号PM7380-PI的Datasheet PDF文件第53页  
RELEASED  
PM7380 FREEDM-32P672  
DATA SHEET  
PMC-1990262  
ISSUE 5  
FRAME ENGINE AND DATA LINK MANAGER 32P672  
9
FUNCTIONAL DESCRIPTION  
9.1 High Speed Multi-Vendor Integration Protocol (H-MVIP)  
H-MVIP defines a synchronous, time division multiplexed (TDM) bus of Nx64  
Kbps constant bit rate (CBR) data streams. Each 64 Kbps data stream (time-  
slot) carries an 8-bit byte of HDLC traffic, as described in the following section,  
and is characterised by 8 KHz framing. H-MVIP supports higher bandwidth  
applications on existing telephony networks by fitting more time-slots into a 125  
s frame. The FREEDM-32P672 supports H-MVIP data rates of 2.048 Mbps  
and 8.192 Mbps with 32 or 128 time-slots per frame and associated clocking  
frequencies of 4.096 and 16.384 MHz respectively. Figure 1 shows a diagram of  
the H-MVIP protocol supported by the FREEDM-32P672 device.  
Figure 1 – H-MVIP Protocol  
125 us  
Data Clock  
(4, 16 MHz)  
Frame Pulse Clock  
(4 MHz)  
Frame Pulse  
(8 KHz)  
Serial Data  
B7  
B8  
B1  
B2  
TS 0  
B8  
B1  
B2  
TS 1  
B7  
B8  
TS 31/127  
TS 31/127  
9.2 High-Level Data Link Control (HDLC) Protocol  
Figure 2 shows a diagram of the synchronous HDLC protocol supported by the  
FREEDM-32P672 device. The incoming stream is examined for flag bytes  
(01111110 bit pattern) which delineate the opening and closing of the HDLC  
packet. The packet is bit de-stuffed which discards a "0" bit which directly  
follows five contiguous "1" bits. The resulting HDLC packet size must be a  
multiple of an octet (8 bits) and within the expected minimum and maximum  
packet length limits. The minimum packet length is that of a packet containing  
two information bytes (address and control) and FCS bytes. For packets with  
CRC-CCITT as FCS, the minimum packet length is four bytes while those with  
CRC-32 as FCS, the minimum length is six bytes. An HDLC packet is aborted  
when seven contiguous "1" bits (with no inserted "0" bits) are received. At least  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
38  
 复制成功!