欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7351-BGI 参数 Datasheet PDF下载

PM7351-BGI图片预览
型号: PM7351-BGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA304, 31 X 31 MM, 1.51 MM HEIGHT, 1.27 MM PITCH, SBGA-304]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 174 页 / 1840 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7351-BGI的Datasheet PDF文件第67页浏览型号PM7351-BGI的Datasheet PDF文件第68页浏览型号PM7351-BGI的Datasheet PDF文件第69页浏览型号PM7351-BGI的Datasheet PDF文件第70页浏览型号PM7351-BGI的Datasheet PDF文件第72页浏览型号PM7351-BGI的Datasheet PDF文件第73页浏览型号PM7351-BGI的Datasheet PDF文件第74页浏览型号PM7351-BGI的Datasheet PDF文件第75页  
RELEASED  
PM7351 S/UNI-VORTEX  
DATA SHEET  
PMC-1980582  
ISSUE 5  
OCTAL SERIAL LINK MULTIPLEXER  
Register 0x004: Miscellaneous Interrupt Statuses  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
Unused  
Unused  
Unused  
ROOLI  
UPCBI  
UCIFI  
X
X
X
X
X
X
X
X
R
R
R
R
DCIFI  
DCIFI:  
This bit indicates whether there is a pending interrupt for the Downstream  
Cell Interface. If DCIFI is logic 1, at least one interrupt status bit within the  
Downstream Cell Interface Interrupt Status register that has its corresponding  
enable set is a logic 1.  
This bit is not self-clearing; it is only cleared to logic 0 by reading the  
Downstream Cell Interface Interrupt Status register.  
UCIFI:  
This bit indicates whether there is a pending interrupt for the Upstream Cell  
Interface. If UCIFI is logic 1, the interrupt status bit in the Upstream Cell  
Interface Configuration And Interrupt Status register has its corresponding  
enable set and is a logic 1.  
This bit is not self-clearing; it is only cleared to logic 0 by reading the  
Upstream Cell Interface Configuration and Interrupt Status register.  
UPCBI:  
This bit indicates whether there is a pending interrupt for the Microprocessor  
Cell Buffer. If UPCBI is logic 1, at least one interrupt status bit within the  
Microprocessor Cell Buffer Interrupt Control and Status register that has its  
corresponding enable set is a logic 1.  
This bit is not self-clearing; it is only cleared to logic 0 by reading the  
Microprocessor Cell Interrupt Status register.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
61  
 复制成功!