RELEASED
PM7351 S/UNI-VORTEX
OCTAL SERIAL LINK MULTIPLEXER
DATA SHEET
PMC-1980582
ISSUE 5
Near end
downstream
Reg 0x0008
Far-end
upstream
Reg 0x00C
LVDS:
both ends
must match
e.g. Reg
0x080 and
0x90
Resultant Cell contents at far-end Bus or Microprocessor
H
5
I
P
R
E
P
E
N
D
H
I
P
U
S
R
H
D
R
P
R
E
P
E
N
D
C
E
L
Note: USRHDR is a two bit value that defines the number of
header bytes transferred over the LVDS link.
00 = 4 bytes
N
A
D
D
U
D
F
5
U
D
F
N
A
D
D
U
D
F
R
E
P
E
N
D
U
D
F
L
01 = 5 bytes (UDF not sent)
C
R
C
10 = 6 bytes (default)
11 = reserved
Note: The LVDS transmitter adds 5 overhead bytes to every
cell, which includes room for PHY address information. Thus
the LVDS cell format is the same whether the PHY address
arrives as a prepend or embedded in the H5/UDF field.
•
At the far-end the H5 & UDF bytes contain the PHY
address, and neither an address field nor a cell prepend
exist.
•
Control cell prepend bytes 2&3 are undefined, header
bytes 8&9 are valid at far-end microprocessor. If the
control cell came from the downstream bus bytes 8&9
have no useful information (just the microprocessor port’s
PHY ID). If the control cell came from the
microprocessor then bytes 8&9 will contain the value sent
(i.e. they are not overwritten by the PHY ID)
THIS CONFIGURATION NOT VALID IF RANYPHY = 1
58 byte user cells (5 header bytes, UDF is removed) are
transferred from a 54 byte bus to a 54 byte bus.
At the far-end bus the H5 & UDF bytes contain the PHY
address, and neither an address field (Word 0) nor a
prepend exist.
X
1
0
X
1
0
5
0
0
•
•
•
Control cell prepend bytes 2&3 and header byte 9 are
undefined at the Rx end. If the cell came from the
microprocessor port then header byte 8 is what was
written. However, if the cell came from the bus then byte
8 is just half of the PHY ID value, and hence contains no
useful information.
X
1
1
0
0
1
X
1
1
0
0
1
4
6
0
1
0
0
THIS CONFIGURATION NOT VALID IF RANYPHY = 1
57 byte user cells (4 header bytes, H5/UDF are
removed) are transferred from a 54 byte bus to a 54 byte
bus.
•
•
•
•
At the far-end bus the H5 & UDF bytes contain the PHY
address, and neither an address field (Word 0) nor a
prepend exist.
At the far end the control cell prepend bytes 2&3 and
header bytes 8&9 are undefined regardless of source of
the cell.
61 byte cells (5 system, 2 prepend, 6 header, 48 data
bytes) are transferred from a 58 byte bus to a 58 byte
bus.
•
Prepend, PHY address and H5 & UDF bytes are valid.
•
Control cell prepend bytes 2&3 and header bytes 8&9
are valid at far-end microprocessor.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
132
PMC [ PMC-SIERRA, INC ]
