欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7350-PGI 参数 Datasheet PDF下载

PM7350-PGI图片预览
型号: PM7350-PGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA160, 15 X 15 MM, 1.81 MM HEIGHT, PLASTIC, BGA-160]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 245 页 / 898 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7350-PGI的Datasheet PDF文件第138页浏览型号PM7350-PGI的Datasheet PDF文件第139页浏览型号PM7350-PGI的Datasheet PDF文件第140页浏览型号PM7350-PGI的Datasheet PDF文件第141页浏览型号PM7350-PGI的Datasheet PDF文件第143页浏览型号PM7350-PGI的Datasheet PDF文件第144页浏览型号PM7350-PGI的Datasheet PDF文件第145页浏览型号PM7350-PGI的Datasheet PDF文件第146页  
RELEASED  
PM7350 S/UNI DUPLEX  
DATA SHEET  
PMC-1980581  
ISSUE 8  
DUAL SERIAL LINK PHY MULTIPLEXER  
Register 0x24: Microprocessor Extract FIFO Ready  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
Unused  
X
X
X
X
X
X
X
X
Unused  
Unused  
Unused  
Unused  
R
R
EXTRDY[1]  
EXTRDY[0]  
EXTRDY[1:0]:  
The EXTRDY[1:0] bits provide the ready status of the Extract FIFOs. A logic 1  
in a EXTRDY[0] bit indicates that the Extract FIFO associated with RXD1+/-  
as at least one cell available for reading. A logic 1 in a EXTRDY[1] bit  
indicates that the Extract FIFO associated with RXD2+/- as at least one cell  
available for reading.  
Note that the EXTRDY bit for the FIFO currently being read will always return  
a logic 0.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
127  
 
 复制成功!