欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第267页浏览型号PM7348的Datasheet PDF文件第268页浏览型号PM7348的Datasheet PDF文件第269页浏览型号PM7348的Datasheet PDF文件第270页浏览型号PM7348的Datasheet PDF文件第272页浏览型号PM7348的Datasheet PDF文件第273页浏览型号PM7348的Datasheet PDF文件第274页浏览型号PM7348的Datasheet PDF文件第275页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
4
3
4
.
.
/
 14  NumLines* * Line.Clock.Freq  
/
/
/
/
0
 
0
 
REFCLK(min)= max  
,19.44MHz  
 
.
/
.
/
/
4* REFCLK.Freq  
Line.Clock.Freq  
3
4
Num.Linesmax  
?
14 *  
0
/
 
0
13.3.2 Configuring TC layer Options  
TC layer options in the transmit direction include scrambling and HEC generations. Scrambling  
should be set as required by the physical layer.  
TC layer options in the receive direction include descrambling, and interrupt reporting and error  
handling options. To properly support IMA applications, the TC layer functions should not  
filter out errored cells but pass them to the IMA-LAYER and let the IMA-LAYER filter them  
out. The options LCDOCDPASS, HCSPASS and UNASSPASS should be set for IMA  
applications.  
For TC-only operations, the configuration of HCSPASS has no effect, as all HCS errored cells  
will be dropped by the device regardless. LCDOCDPASS must be configured to drop for TC-  
only operations in order to ensure cells continue to be dropped when OCD is exited but LCD  
has not yet ended. IDLEPASS and UNASSPASS can be programmed according to the desired  
application in TC-only operations.  
When running IMA, there should never be any idle cells. IDLEPASS must always be set when  
running IMA to ensure correct defect event reporting in the absence of all other cells.  
The configuration options are programmed one link at a time by following the steps below:  
Sꢀ RTTC/TTTC Programming Steps:  
o
For each write access, wait until the LBUSY bit in the RTTC/TTTC Indirect Status  
Register is clear. Note that the LBUSY bit might not be ready for up to 86 REFCLK  
cycle after an access.  
o
o
Once the BUSY bit is clear, write to the RTTC/TTTC Link Data Register to specify  
the desired configuration options for that link.  
Next, write into the RTTC/TTTC Indirect Status register specifying the LINK that is  
about to be configured and whether this is to be a write or a read access, by clearing  
or setting the LWRB bit in this register.  
13.3.3 UTOPIA Interface Configuration  
There is very little setup required to configure the Any-PHY/UTOPIA Interface. For typical  
operation, the following registers need to be written to select the mode of operation and the  
predefined address or address range of the S/UNI-IMA-4 and the number of active ports of the  
S/UNI-IMA-4.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
271  
 复制成功!