欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第161页浏览型号PM7348的Datasheet PDF文件第162页浏览型号PM7348的Datasheet PDF文件第163页浏览型号PM7348的Datasheet PDF文件第164页浏览型号PM7348的Datasheet PDF文件第166页浏览型号PM7348的Datasheet PDF文件第167页浏览型号PM7348的Datasheet PDF文件第168页浏览型号PM7348的Datasheet PDF文件第169页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
WORD  
BIT  
DATA FIELD  
DESCRIPTION  
22:21  
GWP_Active  
Group-wide procedure in progress.  
“00”: No group-wide procedure is currently in  
progress.  
“01”: Group start-up procedure is in progress.  
“10”: LASR is in progress.  
Others: reserved  
20  
19  
reserved  
LSM_SYNC_TRANS  
Indicates whether there has been a transition  
on the LSM_SYNC state machine in the last  
processing cycle for the group.  
‘0’: There was no transition.  
‘1’: There was a transition.  
18:16  
LSM_SYNC  
Current state of LSM_SYNC state machine,  
which is used to synchronize LSM transition  
during group startup and LASR procedure.  
"000": IDLE  
"001": LSM_SYNC_GETM (Group parameter  
negotiation finished).  
"010": LSM_SYNC_RX_USABLE (RX ready to  
go to usable state, delay evaluation needed).  
"011": LSM_SYNC_RX_ACTIVE_RDAT (RX  
ready to start receiving, starting RDAT and  
IDCC)  
"100": LSM_SYNC_RX_ACTIVE (RX ready to  
report ACTIVE to FE)  
"101": LSM_SYNC_TX_ACTIVE (TX READY  
TO REPORT ACTIVE TO FE)  
15:12  
11:6  
5:0  
FE_GSM  
Far-end GSM states. This is copied from the  
group state field in the incoming ICP cells  
NUM_TX_LINKS_ACTIVE Total number of tx links that are currently in an  
active state.  
NUM_RX_LINKS_ACTIV  
Total number of rx links that are currently in an  
E
active state.  
1
31  
GROUP_TIMER_EN1  
Group timer 1 enable. The enable bit is set  
when the timer is loaded; it is cleared when  
either a timeout occurs or the timer is disabled.  
30:28  
27:24  
RESERVED  
GROUP_TIMER1  
Group-level timer 1. Implemented as 4-bit down  
counter. The counter is loaded with the  
appropriate timeout value when the timer is  
enabled, and decrements on every timer tick,  
until it reaches zero. A timeout event is declared  
when a timer tick occurs and the counter equals  
zero, if the timer is enabled.  
23  
GROUP_TIMER_EN2  
Group timer 2 enable. The enable bit is set  
when timer is loaded; it is cleared when either a  
timeout occurs or the timer is disabled.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
165  
 复制成功!