欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第35页浏览型号PM7340的Datasheet PDF文件第36页浏览型号PM7340的Datasheet PDF文件第37页浏览型号PM7340的Datasheet PDF文件第38页浏览型号PM7340的Datasheet PDF文件第40页浏览型号PM7340的Datasheet PDF文件第41页浏览型号PM7340的Datasheet PDF文件第42页浏览型号PM7340的Datasheet PDF文件第43页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
Pin Name  
Type  
Pin Function  
No.  
TADR[6]  
TADR[5]  
TADR[4]  
TADR[3]  
TADR[2]  
TADR[1]  
TADR[0]  
Input  
K19 The Transmit Address (TADR[6:0]) signals are  
K22 used to address logical channels for the purpose of  
K21 polling and device selection. The TADR[6:0] signals  
K20 are valid only when the TCSB signal is sampled  
J19 active in the following TCLK cycle.  
J22  
The TADR[6:0] input bus is sampled on the rising  
J21  
edge of TCLK.  
TCSB  
Input  
J20 The Transmit Chip Select (TCSB) is an active low  
signal that is used to select the S/UNI-IMA-8  
transmit interface. When the TCSB is sampled low, it  
indicates that the TADR[6:0] sampled at the  
previous clock is a valid address. If the TCSB is  
sampled high, the device is not selected and the  
TADR[6:0] sampled on the previous cycle is not a  
valid address and is ignored. When sufficient  
address space is provided by TADR[6:0] for all  
devices on the bus, this signal may be tied low.  
The TCSB is asserted low one cycle after a valid  
address is present on the TADR[6:0] signals.  
The TCSB input is sampled on the rising edge of  
TCLK.  
TSOP  
TSX  
Input  
Input  
H19 The Transmit Start of Packet (TSOP) is an active  
high signal that marks the start of the cell on the  
TDAT[15:0] bus. When TSOP is active, the first word  
of the cell is present on the TDAT[15:0] bus.  
The TSOP output is sampled on the rising edge of  
TCLK.  
H22 The Transmit Start of Transfer (TSX) signal is an  
active high signal that marks the first cycle of a data-  
block transfer on the TDAT[15:0] bus. When the  
TSX signal is active, the coinciding data on the  
TDAT[15:0] bus represents the in-band PHY  
address.  
The TSX output is sampled on the rising edge of  
RCLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
22  
 复制成功!