欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第160页浏览型号PM7340的Datasheet PDF文件第161页浏览型号PM7340的Datasheet PDF文件第162页浏览型号PM7340的Datasheet PDF文件第163页浏览型号PM7340的Datasheet PDF文件第165页浏览型号PM7340的Datasheet PDF文件第166页浏览型号PM7340的Datasheet PDF文件第167页浏览型号PM7340的Datasheet PDF文件第168页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
Register 0x188: TCAS Channel Disable Register  
Bit  
Type  
Function  
Default  
15  
14:3  
2:0  
R/W  
VLDIS  
Unused  
DVLINK[2:0]  
0
X
0
R/W  
This register indicates a virtual link that is to be disabled (unprovisioned) while  
individual time-slots are changed. This allows virtual links to either turn on or off  
at once instead of gradually while each time-slot in the provisioning RAM is  
written.  
DVLINK[2:0]  
The disable virtual link bits (DVLINK[2:0]) indicate the virtual link to be  
disabled. If the CHDIS bit is set high, all time-slots assigned to this virtual link  
will be forced unprovisioned, and the value in FDATA[7:0] will be transmitted.  
VLDIS  
The virtual link disable bit (VLDIS) disables the virtual link in DVLINK[2:0].  
When VLDIS is set high, all time-slots assigned to the virtual link in  
DVLINK[2:0] will be forced unprovisioned, and the PROV bit of those time-  
slots will be ignored. When CHDIS is low, the virtual link's provisioning state is  
set by the PROV bit.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
147  
 复制成功!