欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第150页浏览型号PM7340的Datasheet PDF文件第151页浏览型号PM7340的Datasheet PDF文件第152页浏览型号PM7340的Datasheet PDF文件第153页浏览型号PM7340的Datasheet PDF文件第155页浏览型号PM7340的Datasheet PDF文件第156页浏览型号PM7340的Datasheet PDF文件第157页浏览型号PM7340的Datasheet PDF文件第158页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
Register 0x102: RCAS Indirect Link Data  
Bit  
Type  
Function  
Default  
15:10  
9
8
R
R/W  
R/W  
Unused  
VLDLBEN  
PROV  
X
0
0
7:3  
2:0  
Unused  
VLINK[2:0]  
X
00  
R/W  
This register contains either: (1) the data read from the timeslot-provision RAM  
after an indirect read operation or (2) the data to be inserted into the timeslot-  
provision RAM during an indirect write operation.  
The timeslot provision ram maps either timeslots from the physical links or entire  
physical links to a virtual link number (VLINK). It also provisions timeslots/links  
and enables the internal loopback feature.  
VLINK[2:0]  
The indirect data bits (VLINK[2:0]) report the virtual link number read from the  
timeslot provision RAM after an indirect read operation has been completed.  
The virtual link number to be written to the timeslot-provision RAM in an  
indirect write operation must be set up in this register before triggering the  
write. VLINK[2:0] reflects the value written until the completion of a  
subsequent indirect read operation. For proper operation, timeslots in a single  
link may only be mapped to a single link; in addition, only VLINK values of 0 –  
0x7 are valid.  
PROV  
The indirect provision enable bit (PROV) reports the timeslot provision enable  
flag read from the timeslot provision RAM after an indirect read operation has  
been completed. The provision enable flag to be written to the timeslot  
provision RAM in an indirect write operation must be set up in this register  
before triggering the write. When PROV is set high, the current receive data  
byte is processed as part of the virtual link (as indicated by VLINK[2:0]).  
When PROV is set low, the current time-slot does not belong to any virtual  
link and the receive data byte is ignored. PROV reflects the value written until  
the completion of a subsequent indirect read operation.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
137  
 复制成功!